



# Project subject

- Simulation and implementation of quantum transform fourier algorithm using FPGA device and classic PC while comparing the two.
- Using a new method, untested method to simulate the quantum gates while making translation into the classical world.




# A little bit on quantum computing

- Qubits are bits which are built from phase and size. They represent bits of quantum computers.
- The main advantage of quantum computers, is that because of quantum theory nature they allow to solve some problems more efficiently than their classical counterpart.
- QFT –  $O(\log^2(n))$  , FFT –  $O(n \log(n))$



# QFT



$$H = \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix}, CP(\varphi) = \begin{pmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & e^{i\varphi} \end{pmatrix}, SWAP = \begin{pmatrix} 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{pmatrix}$$

# Theoretical background – translating to the classical world

$$\varphi|0\rangle_{\text{quantum}} = \begin{pmatrix} 2 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{pmatrix}_{\text{classical}}, \quad \varphi|1\rangle_{\text{quantum}} = \begin{pmatrix} 1 \\ 2 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \end{pmatrix}_{\text{classical}}$$

$$|k\rangle = c_0|0\rangle + c_1|1\rangle = \begin{pmatrix} c_0 \\ c_1 \end{pmatrix} = \begin{pmatrix} x_0 + iy_0 \\ x_1 + iy_1 \end{pmatrix} = \vec{x} + i\vec{y}$$

$$\varphi|k\rangle_{\text{quantum}} = \frac{1}{8}(\vec{u}_{\text{classical}} + \vec{p}_{\text{classical}}), \quad \vec{u} = \begin{pmatrix} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{pmatrix}, \quad \vec{p} = \begin{pmatrix} \vec{x} \\ -\vec{x} \\ \vec{y} \\ -\vec{y} \end{pmatrix}$$

$$s_{12\dots n} = s_{1,n} = \frac{1}{8^n} (\vec{u}^{\otimes n} + \vec{p}_1 \otimes \vec{p}_2 \otimes \dots \otimes \vec{p}_n)$$

$$M[Gate] = \begin{pmatrix} \mathcal{R}e(Gate) & 0 & 0 & \mathcal{I}m(Gate) \\ 0 & \mathcal{R}e(Gate) & \mathcal{I}m(Gate) & 0 \\ \mathcal{I}m(Gate) & 0 & \mathcal{R}e(Gate) & 0 \\ 0 & \mathcal{I}m(Gate) & 0 & \mathcal{R}e(Gate) \end{pmatrix}$$

And if  $Gate = A \otimes B + C$  we get

$$M[Gate] = M[A] \otimes M[B] + M[C]$$

$$Cgate_{1,n} = P_0 \otimes \mathbb{I}_{2^{n-1},2^{n-1}} + P_1 \otimes \mathbb{I}_{2^{n-2},2^{n-2}} \otimes gate$$

$$Cgate_{n,1} = \mathbb{I}_{2^{n-1},2^{n-1}} \otimes P_0 + \mathbb{I}_{2^{n-2},2^{n-2}} \otimes gate \otimes P_1$$

And therefore:

$$M[Cgate_{1,n}] = M[P_0] \otimes M[\mathbb{I}_{2^{n-1},2^{n-1}}] + M[P_1] \otimes M[\mathbb{I}_{2^{n-2},2^{n-2}}] \otimes M[gate]$$

$$M[Cgate_{n,1}] = M[\mathbb{I}_{2^{n-1},2^{n-1}}] \otimes M[P_0] + M[\mathbb{I}_{2^{n-2},2^{n-2}}] \otimes M[gate] \otimes M[P_1]$$

$$j < k: Cgate_{1,j,k,n} = \mathbb{I}_{2^{j-1},2^{j-1}} \otimes Cgate_{1,k-j+1} \otimes \mathbb{I}_{2^{n-k},2^{n-k}}$$

$$j > k: Cgate_{i,j,k,n} = \mathbb{I}_{2^{j-1},2^{j-1}} \otimes Cgate_{j-k+1,1} \otimes \mathbb{I}_{2^{n-k},2^{n-k}}$$

And therefore:

$$M[Cgate_{1,j,k,n}] = M[\mathbb{I}_{2^{j-1},2^{j-1}}] \otimes M[Cgate_{1,k-j+1}] \otimes M[\mathbb{I}_{2^{n-k},2^{n-k}}]$$

# Example

$$CP\left(\frac{\pi}{8}\right)_{1,4}^{4Qbits} = P_0 \otimes \mathbb{I}_{8 \times 8} + P_1 \otimes \mathbb{I}_{4 \times 4} \otimes P\left(\frac{\pi}{8}\right)$$


$$CNOT_{1,2,3,4}^{4Qbits} = \mathbb{I}_{2 \times 2} \otimes (P_0 \otimes \mathbb{I}_{2 \times 2} + P_1 \otimes NOT) \otimes \mathbb{I}_{2 \times 2}$$

# Data representation

- 2's complement and floating point
- 24 bits per word to save memory while keeping high precision
- Broken down to 8 bits part as part of the UART-USB limitations
- Read from the serial port using python and rebuilt as the original 24 bits words



# Block diagram



# *Xilinx VC709 connectivity board- החומרה*





- 128 Mb memory flash
- 200Mhz default clock speed
- User switches/LEDs/buttons

# Implementation


- Python simulation
- System Verilog simulation
- Creating a communication bridge between the FPGA and PC using UART-USB bridge
  - Creating the final FPGA firmware, burning and running it

# System Verilog simulation results





# UART-USB Bridge explained



# Project results

<u>Qubits amount</u>	<u>Method used</u>	<u>Runtime[sec]</u>
2	Paper method python	0.008976
2	FPGA device	0.06144
2	Python Qiskit	0.006490
4	Paper method python	8.035774
4	Python Qiskit	0.007016



# Memory limitations

- 2 qubits - ~Kb per gate
- 4 qubits - ~150Kb per gate
- 6 qubits – ~10Mb per gate
- 8 qubits - ~650-750Mb per gate

.

.

.

.

# Conclusion and future work

- Higher qubits implementations using the FPGA
- Testing alternative methods to simulate quantum circuits using an FPGA device
- Testing the effects on different quantum circuits, implementing different algorithms.
- Testing implementation with GPUs and comparing to FPGAs