




آزمایش شماره ۴ CPU


پارسا فدایی خدمت و درین رستمی گروه ۲



نتیجه ی شبیه سازی :





RTL SCHEMATIC:









گزارش:

Design Overview <input checked="" type="checkbox"/> Summary <input type="checkbox"/> IOB Properties <input type="checkbox"/> Module Level Utilization <input type="checkbox"/> Timing Constraints <input type="checkbox"/> Pinout Report <input type="checkbox"/> Clock Report <input type="checkbox"/> Static Timing <input type="checkbox"/> Errors and Warnings <input checked="" type="checkbox"/> Parse Messages <input checked="" type="checkbox"/> Synthesis Messages <input type="checkbox"/> Translation Messages <input type="checkbox"/> Map Messages <input type="checkbox"/> Place and Route Messages <input type="checkbox"/> Timing Messages <input type="checkbox"/> Bitgen Messages <input checked="" type="checkbox"/> All Implementation Messages <input type="checkbox"/> Detailed Reports <input checked="" type="checkbox"/> Synthesis Report <input type="checkbox"/> Translation Report <input type="checkbox"/> Map Report <input type="checkbox"/> Place and Route Report <input type="checkbox"/> Post-PA Static Timing Report <input type="checkbox"/> Power Report <input type="checkbox"/> Bitgen Report <input type="checkbox"/> Secondary Reports <input checked="" type="checkbox"/> ISIM Simulator Log		top Project Status			
Project File:		CPU.xise	Parser Errors:		No Errors
Module Name:		top	Implementation State:		Synthesized
Target Device:		xa7a100t-2icag324	Errors:		No Errors
Product Version:		ISE 14.7	Warnings:		35 Warnings (14 new)
Design Goal:		Balanced	Routing Results:		
Design Strategy:		Vlms Default (unlocked)	Timing Constraints:		
Environment:		System Settings	Final Timing Score:		

Device Utilization Summary (estimated values)				
Logic Utilization	Used	Available	Utilization	
Number of Slice Registers	71	126800		0%
Number of Slice LUTs	465	63400		0%
Number of fully used LUT-FF pairs	67	469		14%
Number of bonded IOBs	47	210		22%
Number of BUFG/BUFGCTRLs	1	32		3%

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Wed Jun 24 09:38:05 2020	0	35 Warnings (14 new)	8 Infos (8 new)
Translation Report					
Map Report					
Place and Route Report					
Power Report					
Post-PA Static Timing Report					
Bitgen Report					

Secondary Reports		
Report Name	Status	Generated
ISIM Simulator Log	Out of Date	Tue Jun 23 20:24:09 2020

Date Generated: 06/24/2020 - 09:48:13

دستورات داخل memfile.dat:

1. LR R1,1	1011000100000001
2. LR R2,1	1011001000000001
3. JMP,1000	10101xxx00010000
4. SAL R1,2	0000001011001010
5. ADD R1 , R2	0000000001001010
6. XCHNG R1,R2	0000000111001010
7. MOV R1,R2	0000000110001010
8. CMP R1,R2	0000010100001010
9. SUB R2,R1	0000000011001010
10. NON	0000000000000000
11. ROL R1, 1	0000001101010001

TECH SCHEMATIC:

