# **ZX Spectrum Next**Assembly Developer Guide

Tomaž Kragelj

Z80 Undocumented by Jan Wilmans Sean Young

# ZX Spectrum Next Assembly Developer Guide

Tomaž Kragelj

15 July 2022

REVISIONS

2022-07-15

2022-11-11

2021 - 07 - 16

Copyright © 2022 Tomaž Kragelj

Copyright © 2005 Jan Wilmans

Copyright © 1997, 1998, 2001, 2003, 2005 Sean Young

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation; with no Invariant Sections, with no Front-Cover Texts, and with no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

#### Acknowlegements

A lot of work has gone into this book. But I also learned a lot. Not just about Z80 and Next, also LaTeX which basics I learned in secondary school and then all but forgotten. In this regard, I'd like to thank Jan Wilmans and Sean Young for creating the original Z80 Undocumented that I took as a basis for this book. I also need to thank countless kind folks on https://tex.stackexchange.com/, those who asked questions and those who answered them; I found solutions to most issues I encountered there (and I was one very frequent visitor at times:) I'm very grateful to all members of z80-hardcore Spectrum Next Discord channel who pointed out errors and shortcomings of the book but especially Peter Ped Helcmanovsky and Alvin Albrecht (aka Allen Albright) for help in fact-checking and pull request contributions. And last but not least, my family for being patient with my frequent long after-hours. Oh, also special shoutout to Bibi, our small JRT companion with the biggest heart:)

# Contents

1	Intr	oducti	on	1
	1.1	Where	to get this document	1
	1.2	Compa	anion Source Code	1
	1.3	Backgr	round, Contact & Feedback	3
	1.4	Z80 U1	ndocumented	4
	1.5	Chang	eLog	5
2	Zilo	og <b>Z</b> 80		7
	2.1	Overvi	ew	8
		2.1.1	History of the Z80	8
		2.1.2	Pin Descriptions [7]	9
		2.1.3	Power on Defaults	10
		2.1.4	Registers	11
		2.1.5	Flags	11
	2.2	Undoc	umented Opcodes	12
		2.2.1	CB Prefix [5]	12
		2.2.2	DD Prefix [5]	12
		2.2.3	ED Prefix [5]	13
		2.2.4	FD Prefix [5]	14
		2.2.5	DDCB Prefix	14
		2.2.6	FDCB Prefixes	15
		2.2.7	Combinations of Prefixes	15
	2.3	Undoc	umented Effects	16
		2.3.1	BIT Instructions	16

		2.3.2	Memory Block Instructions [1]	17
		2.3.3	I/O Block Instructions	17
		2.3.4	16 Bit I/O ports	18
		2.3.5	Block Instructions	18
		2.3.6	16 Bit Additions	18
		2.3.7	DAA Instruction	19
	2.4	Interru	upts	19
		2.4.1	Non-Maskable Interrupts (NMI)	19
		2.4.2	Maskable Interrupts (INT)	20
		2.4.3	Things Affecting the Interrupt Flip-Flops	21
		2.4.4	HALT Instruction	22
		2.4.5	Where interrupts are accepted	22
	2.5	Timin	g and R register	23
		2.5.1	R register and memory refresh	23
	2.6	Errors	in Official Documentation	24
3	$\mathbf{Z}\mathbf{X}$	Specti	rum Next	<b>25</b>
3	<b>ZX</b> 3.1	-	rum Next and Registers	<b>25</b> 27
3		-		27
3		Ports	and Registers	27
3		Ports 3.1.1	and Registers	27 27
3		Ports 3.1.1 3.1.2 3.1.3	and Registers	27 27 29
3	3.1	Ports 3.1.1 3.1.2 3.1.3	and Registers	<ul><li>27</li><li>27</li><li>29</li><li>33</li></ul>
3	3.1	Ports 3.1.1 3.1.2 3.1.3 Memo	and Registers	<ul><li>27</li><li>27</li><li>29</li><li>33</li><li>35</li></ul>
3	3.1	Ports 3.1.1 3.1.2 3.1.3 Memo 3.2.1	and Registers	27 27 29 33 35 35
3	3.1	Ports 3.1.1 3.1.2 3.1.3 Memo 3.2.1 3.2.2	and Registers	27 27 29 33 35 35
3	3.1	Ports 3.1.1 3.1.2 3.1.3 Memo 3.2.1 3.2.2 3.2.3	and Registers	27 29 33 35 35 35 36
3	3.1	Ports 3.1.1 3.1.2 3.1.3 Memo 3.2.1 3.2.2 3.2.3 3.2.4	and Registers  Mapped Spectrum Ports  Next/TBBlue Feature Control Registers  Accessing Registers  ry Map and Paging  Banks and Slots  Default Bank Traits  Memory Map  Legacy Paging Modes	27 27 29 33 35 35 36 37
3	3.1	Ports 3.1.1 3.1.2 3.1.3 Memo 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5	and Registers  Mapped Spectrum Ports  Next/TBBlue Feature Control Registers  Accessing Registers  ry Map and Paging  Banks and Slots  Default Bank Traits  Memory Map  Legacy Paging Modes  Next MMU Paging Mode	27 27 29 33 35 35 36 37 39
3	3.1	Ports 3.1.1 3.1.2 3.1.3 Memo 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7	and Registers  Mapped Spectrum Ports  Next/TBBlue Feature Control Registers  Accessing Registers  ry Map and Paging  Banks and Slots  Default Bank Traits  Memory Map  Legacy Paging Modes  Next MMU Paging Mode  Interaction Between Paging Modes	27 29 33 35 35 36 37 39 40

	3.3.2	Registers at a Glance	44
	3.3.3	WR0 - Direction, Operation, Port A Configuration	45
	3.3.4	WR1 - Port A Configuration	47
	3.3.5	WR2 - Port B Configuration	49
	3.3.6	WR3 - Activation	51
	3.3.7	WR4 - Port B, Timing, Interrupt Control	51
	3.3.8	WR5 - Ready, Stop Configuration	52
	3.3.9	WR6 - Command Register	53
	3.3.10	Examples	54
	3.3.11	Miscellaneous	59
	3.3.12	DMA Ports and Registers	60
3.4	Palette	9	61
	3.4.1	Palette Selection	61
	3.4.2	Palette Editing	61
	3.4.3	8 Bit Colours	62
	3.4.4	9 Bit Colours	62
	3.4.5	Palette Registers	63
3.5	ULA I	_ayer	67
	3.5.1	Pixel Memory	67
	3.5.2	Attributes Memory	69
	3.5.3	Border	70
	3.5.4	Shadow Screen	70
	3.5.5	Enhanced ULA Modes	71
	3.5.6	ULA Registers	71
3.6	Layer	2	73
	3.6.1	Initialization	73
	3.6.2	Paging	73
	3.6.3	Drawing	74
	3.6.4	Effects	74
	3.6.5	256×192 256 Colour Mode	75
	3.6.6	320×256 256 Colour Mode	77

	3.6.7	$640 \times 256$ 16 Colour Mode	9
	3.6.8	Layer 2 Registers	1
3.7	Tilema	p	5
	3.7.1	Tile Definitions	5
	3.7.2	Tilemap Data	5
	3.7.3	Memory Organization	6
	3.7.4	Combining ULA and Tilemap	6
	3.7.5	Examples	7
	3.7.6	Tilemap Registers	9
3.8	Sprites	9.	3
	3.8.1	Editing	3
	3.8.2	Patterns	3
	3.8.3	Palette	4
	3.8.4	Combined Sprites	5
	3.8.5	Attributes	6
	3.8.6	Examples	6
	3.8.7	Sprite Ports and Registers	0
3.9	Coppe	r	5
	3.9.1	Instructions	5
	3.9.2	Configuration	7
	3.9.3	Example	7
	3.9.4	Copper Registers	9
3.10	Sound		1
	3.10.1	AY Chip Registers	1
	3.10.2	Editing and Players	1
	3.10.3	Examples	2
	3.10.4	Sound Ports and Registers	3
3.11	Keybo	ard	7
	3.11.1	Legacy Keyboard Status	7
	3.11.2	Next Extended Keys	7
	3.11.3	Keyboard Ports and Registers	8

	3.12	Interrupts on Next	119
		3.12.1 Interrupt Mode 1	119
		3.12.2 Interrupt Mode 2	121
		3.12.3 Hardware Interrupt Mode 2	123
		3.12.4 Interrupt Registers	125
4	Inst	ructions at a Glance	131
	4.1	8-Bit Arithmetic and Logical	133
	4.2	16-Bit Arithmetic	134
	4.3	8-Bit Load	135
	4.4	General-Purpose Arithmetic and CPU Control	136
	4.5	16-Bit Load	137
	4.6	Stack	138
	4.7	Exchange	138
	4.8	Bit Set, Reset and Test	139
	4.9	Rotate and Shift	140
	4.10	Jump	141
	4.11	Call and Return	142
	4.12	Block Transfer, Search	143
	4.13	Input	144
	4.14	Output	144
	4.15	ZX Spectrum Next Extended	145
5	Inst	ructions up Close	147
	5.1	ADC	151
	5.2	ADD	152
	5.3	AND	153
	5.4	BIT	153
	5.5	CALL	154
	5.6	CALL c,nn	154
	5.7	BRLC	155
	5.8	BSLA	155

5.9	BSRA		 									•					155
5.10	BSRF		 														156
5.11	BSRL		 										 •				156
5.12	CCF .		 			 											156
5.13	CP		 														157
5.14	CPD .		 														159
5.15	CPDR		 			 											159
5.16	CPI .		 			 											160
5.17	CPIR.		 														160
5.18	DAA .		 														161
5.19	CPL .		 														162
5.20	DEC .		 														162
5.21	DI		 														163
5.22	DJNZ		 														163
5.23	EI		 														163
5.24	EX		 														164
5.25	EXX .		 														164
5.26	HALT		 														165
5.27	IM		 														165
5.28	IN		 														166
5.29	INC .		 			 											167
5.30	IND .		 			 											169
5.31	INDR		 			 											169
5.32	INI		 			 											170
5.33	INIR .		 			 											170
5.34	JP		 			 											171
5.35	JP c,nn	l.	 														171
5.36	JP (C)		 			 											172
5.37	JR		 														172
5.38	JR c,n		 														172
5.39	LD																173

5.40	LDD			 		٠				 	•	 ٠					•	•		 175
5.41	LDDX		•	 				•		 	•		 					٠	•	 175
5.42	LDI			 						 	•				•				•	 175
5.43	LDIX			 						 										 176
5.44	LDWS			 						 							•			 176
5.45	LDDR			 						 							•			 177
5.46	LDDRX .			 						 							•	•		 177
5.47	LDIR			 						 			 		•					 177
5.48	LDIRX			 						 			 		•					 178
5.49	LDPIRX .			 						 							•			 178
5.50	MUL			 						 							•	•		 179
5.51	NEG			 						 			 		•					 179
5.52	NEXTREG	٠.		 						 			 		•					 179
5.53	NOP			 						 			 							 180
5.54	OR			 						 			 						•	 180
5.55	OTDR			 						 			 						•	 181
5.56	OTIR			 						 			 						•	 181
5.57	OUTD			 						 			 						•	 182
5.58	OUTI			 						 			 						•	 182
5.59	OUT			 						 			 							 183
5.60	OUTINB.			 						 			 							 183
5.61	PIXELAD			 						 			 		•					 184
5.62	PIXELDN			 						 			 		•					 184
5.63	POP			 						 			 		•					 185
5.64	PUSH			 						 			 		•					 185
5.65	RES			 					 	 			 							 186
5.66	RET			 						 	•		 						•	 187
5.67	RET c			 						 	•		 						•	 187
5.68	RETI			 						 			 							 188
5.69	RETN			 						 			 							 188
5.70	RL		_																	189

D	GNU Free Documentation License	227
$\mathbf{C}$	Bibliography	225
В	Instructions Sorted by Opcode	215
$\mathbf{A}$	Instructions Sorted by Mnemonic	205
	5.93 XOR	204
	5.92 TEST	
	5.91 SWAPNIB	203
	5.90 SUB	202
	5.89 SBC	
	5.88 SRL	200
	5.87 SRA	199
	5.86 SLI / SL1	198
	5.85 SLL	197
	5.84 SLA	197
	5.83 SETAE	196
	5.82 SET	196
	5.81 SCF	195
	5.80 RST	
	5.79 RRD	
	5.78 RRCA	
	5.77 RLD	
	5.76 RRC	
	5.75 RRA	
	5.74 RR	
	5.73 RLCA	
	5.72 RLC	
	5.71 RLA	189

# Chapter 1

# Introduction

1.1	Where to get this document	1
1.2	Companion Source Code	1
1.3	Background, Contact & Feedback	3
1.4	Z80 Undocumented	4
1.5	ChangeLog	5

# 1.1 Where to get this document

ZX Spectrum Next Assembly Developer Guide is available as coil bound printed book on

https://bit.ly/zx-next-assembly-dev-guide

You can also download it as PDF document from GitHub where you can also find its source LATEX form so you can edit it to your preference

https://github.com/tomaz/zx-next-dev-guide

# 1.2 Companion Source Code

GitHub repository also includes companion source code. Sample projects were created in a cross-platform environment on Windows so instructions on the following page are written with these in mind. All programs mentioned are available on Linux and macOS; you should be able to run everything on those platforms too, but likely with some deviations. Regardless, these are merely suggestions, you should be able to use your preferred editor or tools.

#### Visual Studio Code (https://code.visualstudio.com/)

My code editor of choice! I use it with the following plugins:

#### DeZog plugin (https://github.com/maziac/DeZog)

Essential plugin; features list is too large to even attempt to enumerate here but essentially turns VS Code into a fully-fledged debugging environment.

#### Z80 Macro-Assembler (https://github.com/mborik/z80-macroasm-vscode)

Another must-have plugin for the Z80 assembly developer; syntax highlighting, code formatting and code completion, renaming etc.

#### Z80 Instruction Set (https://github.com/maziac/z80-instruction-set)

Adds mouse hover action above any Z80N instruction for quick info.

#### Z80 Assembly meter (https://github.com/theNestruo/z80-asm-meter-vscode)

Shows the sum of clock cycles and machine code bytes for all instructions in the current selection.

#### sjasmplus 1.18.2 (https://github.com/z00m128/sjasmplus)

Source code includes sjasmplus specific directives for creating nex files at the top and bottom of main.asm files; if you use a different compiler, you may need to tweak or comment them out.

VS Code projects are set up to expect binaries in a specific folder. You will need to download and copy so that sjasmplus.exe is located in Tools/sjasmplus.

## CSpect 2.13.0 (http://cspect.org)

Similar to sjasmplus, CSpect binaries are expected in a specific folder. To install, download and copy so that CSpect.exe is located in Tools/CSpect folder.

#### CSpect Next Image (http://www.zxspectrumnext.online/#sd)

You will also need to download the ZX Spectrum Next image file and copy it to the folder where CSpect.exe is located. I use a 2GB image, hence VS Code project file is configured for that. If you use a different image, make sure to update .vscode/tasks.json file.

#### DeZog CSpect plugin (https://github.com/maziac/DeZogPlugin)

DeZog requires this plugin to be installed to work with CSpect. To install, download and copy to the same folder where CSpect.exe is located. Make sure the plugin version matches the DeZog version!

**Note:** you need to have CSpect launched before you can run the samples. I created couple tasks<sup>1</sup> for it: open VS Code command palette (Ctrl+Shift+P shortcut on my installation) and select Tasks:  $Run\ Task$  option, then select  $Launch\ CSpect$  from list. This is only needed once. Afterwards, use  $Run > Start\ Debugging$  from the main menu to compile and launch the program.

Note: default DeZog port of 11000 doesn't work on my computer, so I changed it to 13000. This needs to be managed in 2 places: .vscode/launch.json and on the plugin side. Companion code repository already includes the setup needed, including DeZogPlugin.dll.config file, so it should work out of the box.

Note: sample projects are ready for ZEsarUX as well, select the option from debugging panel in VS Code.

<sup>&</sup>lt;sup>1</sup>Workspace tasks seem to not be supported in some later VS Code versions. If this is the case for you, copy them to user tasks (shared between projects): open .vscode/tasks.json file from any of the sample projects, scroll down a little and copy Launch CSpect and Launch ZEsarUX tasks to user tasks. You can do this all from within VS Code. To open the user tasks file, open the command palette and start typing open user tasks, then select the option from the drop-down menu.

# 1.3 Background, Contact & Feedback

My first computer was ZX Spectrum 48K. Initially, it was only used to play games, but my creative mind soon set me on the path of building simple games of my own in BASIC. While too young to master assembler at that point, the idea stayed with me. ZX Spectrum Next revived my wish to learn Z80 and return to writing games for the platform.

My original intent was to have coil bound list of all ZX Next instructions so I can quickly compare. However, after finding Z80 Undocumented online, it felt like a perfect starting point. And with additional information included, it also encouraged me to extend the mere instructions list with the Next specific chapters. In a way, this book represents my notes as I was learning those topics. That being said, I did my best to present information as a reference to keep the book relevant.

During the process, I wanted to tweak or unify the look of various elements. For example instruction tables. Original LATEX code required applying changes to each and every instance. As LATEX is all but a programming language, I extracted individual elements into reusable commands which allowed me to tweak appearance in a single place and apply it to the whole document. I also converted almost all drawings from picture to tikz as it's far more adaptable. With this, I almost completely restructured the original LATEX code. While this took a lot of time and effort, it allowed me to quickly iterate later on. I really love this aspect of LATEX!

English is not my native tongue. And our mind is not the best tool to correct our own work either. Since I can't afford a professional proofreader, mistakes are a matter of fact I'm afraid. If you spot something or want to contribute, feel free to open an issue on GitHub. Pull requests are also welcome! If you want to contribute, but are unsure of what, check the accompanying readme file on GitHub for ideas. If you want to discuss in advance, or for anything else, you can find me on email tkragelj AT gmail DOT com or Twitter @tomsbarks.

That being said, I hope you'll enjoy reading this document as much as I did writing it! Sincerely, Tomaž

# 1.4 Z80 Undocumented

As the saying "standing on the shoulders of giants" goes, this book is also based on pre-existing work from Jan and Sean. While my work is ZX Spectrum Next developer-oriented, their original project was more focused on hardware perspective, for Z80 emulator developers.

If interested, you can find it at http://www.myquest.nl/z80undocumented/.

#### Jan

http://www.myquest.nl/z80undocumented/ Email jw AT dds DOT nl Twitter @janwilmans

Interested in emulation for a long time, but a few years after Sean started writing this document, I have also started writing my own MSX emulator in 2003 and I've used this document quite a lot. Now (2005) the Z80 emulation is nearing perfection, I decided to add what extra I have learned and comments various people have sent to Sean, to this document.

I have restyled the document (although very little) to fit my personal needs and I have checked a lot of things that were already in here.

#### Sean

http://www.msxnet.org/

Ever since I first started working on an MSX emulator, I've been very interested in getting the emulation absolutely correct - including the undocumented features. Not just to make sure that all games work, but also to make sure that if a program crashes, it crashes exactly the same way if running on an emulator as on the real thing. Only then is perfection achieved.

I set about collecting information. I found pieces of information on the Internet, but not everything there is to know. So I tried to fill in the gaps, the results of which I put on my website. Various people have helped since then; this is the result of all those efforts and to my knowledge, this document is the most complete.

# 1.5 ChangeLog

- 15 July 2022 Corrections, updates and improvements. Main focus on making instruction up close chapter more useful. Each instruction now includes description of effects on flags and where makes sense, includes additional description or code examples.
- 11 November 2021 Corrections and updates based on community comments with special thanks to Peter Ped Helcmanovsky and Alvin Albrecht. Restructured and updated many ZX Next chapters: added sample code to ports, completely restructured memory map and paging, added new palette chapter including 9-bit palette handling, updated ULA with shadow screen info and added Next extended keyboard, DMA, Copper and Hardware IM2 sections. Other than some cosmetic changes: redesigned title, copyright pages etc. Also, many behind the scenes improvements like splitting previous huge single LaTeX file into multiple per-chapter/section. This is not only more manageable but can also compile much faster.
- 16 July 2021 Added ZX Spectrum Next information and instructions and restructured text for better maintainability and readability.
- 18 September 2005 Corrected a textual typo in the R register and memory refresh section, thanks to David Aubespin. Corrected the contradiction in the DAA section saying the NF flag was both affected and unchanged:) thanks to Dan Meir. Added an error in official documentation about the way Interrupt Mode 2 works, thanks to Aaldert Dekker.
- 15 June 2005 Corrected improper notation of JP x,nn mnemonics in opcode list, thanks to Laurens Holst. Corrected a mistake in the INI, INIR, IND, INDR section and documented a mistake in official Z80 documentation concerning Interrupt Mode 2, thanks to Boris Donko. Thanks to Aaldert Dekker for his ideas, for verifying many assumptions and for writing instruction exercisers for various instruction groups.
- 18 May 2005 Added an alphabetical list of instructions for easy reference and corrected an error in the 16-bit arithmetic section, SBC HL,nn sets the NF flag just like other subtraction instructions, thanks to Fredrik Olssen for pointing that out.
- 4 April 2005 I (Jan jw AT dds DOT nl) will be maintaining this document from this version on. I restyled the document to fix the page numbering issues, corrected an error in the I/O Block Instructions section, added graphics for the RLD and RRD instructions and corrected the spelling in several places.
- 20 November 2003 Again, thanks to Ramsoft, added PV flag to OUTI, INI and friends. Minor fix to DAA tables, other minor fixes.
- 13 November 2003 Thanks to Ramsoft, add the correct tables for the DAA instruction (section 2.3.7, page 19). Minor corrections & typos, thanks to Jim Battle, David Sutherland and most of all Fred Limouzin.
- September 2001 Previous documents I had written were in plain text and Microsoft Word, which I now find very embarrassing, so I decided to combine them all and use LATEX. Apart from a full re-write, the only changed information is "Power on defaults" (section 2.1.3, page 10) and the algorithm for the CF and HF flags for OTIR and friends (section 2.3.3, page 17).

This page intentionally left empty

# Chapter 2

# Zilog Z80

2.1	Overview	8
2.2	Undocumented Opcodes	12
2.3	Undocumented Effects	16
2.4	Interrupts	19
2.5	Timing and R register	23
2.6	Errors in Official Documentation	24

# 2.1 Overview

## 2.1.1 History of the Z80

In 1969 Intel was approached by a Japanese company called Busicom to produce chips for Busicom's electronic desktop calculator. Intel suggested that the calculator should be built around a single-chip generalized computing engine and thus was born the first microprocessor—the 4004. Although it was based on ideas from a much larger mainframe and mini-computers the 4004 was cut down to fit onto a 16-pin chip, the largest that was available at the time, so that its data bus and address bus were each only 4-bits wide.

Intel went on to improve the design and produced the 4040 (an improved 4-bit design) the 8008 (the first 8-bit microprocessor) and then in 1974 the 8080. This last one turned out to be a very useful and popular design and was used in the first home computer, the Altair 8800, and CP/M.

In 1975 Federico Faggin who had worked at Intel on the 4004 and its successors left the company and joined forces with Masatoshi Shima to form Zilog. At their new company, Faggin and Shima designed a microprocessor that was compatible with Intel's 8080 (it ran all 78 instructions of the 8080 in almost the same way that Intel's chip did)<sup>1</sup> but had many more abilities (an extra 120 instructions, many more registers, simplified connection to hardware). Thus was born the mighty Z80, and thus was the empire forged!

The original Z80 was first released in July 1976, coincidentally Jan was born in the very same month. Since then newer versions have appeared with much of the same architecture but running at higher speeds. The original Z80 ran with a clock rate of 2.5MHz, the Z80A runs at 4MHz, the Z80B at 6MHz and the Z80H at 8Mhz.

Many companies produced machines based around Zilog's improved chip during the 1970s and 80's and because the chip could run 8080 code without needing any changes to the code the perfect choice of the operating system was CP/M.

Also, Zilog has created a Z280, an enhanced version of the Zilog Z80 with a 16-bit architecture, introduced in July 1987. It added an MMU to expand addressing to 16Mb, features for multitasking, a 256-byte cache, and a huge number of new opcodes (giving a total of over 2000!). Its internal clock runs at 2 or 4 times the external clock (e.g. a 16MHz CPU with a 4MHz bus.

The Z380 CPU incorporates advanced architectural while maintaining Z80/Z180 object code compatibility. The Z380 CPU is an enhanced version of the Z80 CPU. The Z80 instruction set has been retained, adding a full complement of 16-bit arithmetic and logical operations, multiply and divide, a complete set of register-to-register loads and exchanges, plus 32-bit load and exchange, and 32-bit arithmetic operations for address calculations.

The addressing modes of the Z80 have been enhanced with Stack pointer relative loads and stores, 16-bit and 24-bit indexed offsets and more flexible indirect register addressing. All of the addressing modes allow access to the entire 32-bit addressing space.

<sup>&</sup>lt;sup>1</sup>Thanks to Jim Battle (frustum AT pacbell DOT net): the 8080 always puts the parity in the PF flag; VF does not exist and the timing is different. Possibly there are other differences.

# 2.1.2 Pin Descriptions [7]

This section might be relevant even if you don't do anything with hardware; it might give you insight into how the Z80 operates. Besides, it took me hours to draw this.

				_	
$A_{11} \sqsubseteq$	1	(	ر 4(	)	$\Box A_{10}$
$A_{12} \sqsubset$	2		39	<b>)</b> [	$\square A_9$
$A_{13} \square$	3		38	3	$\square A_8$
$A_{14} \sqsubset$	4		37	7	$\square$ A $_7$
$A_{15} \square$	5		36	3	$\Box$ A <sub>6</sub>
$CLK \square$	6		35	5	$\square A_5$
$D_4 \sqsubseteq$	7		34	1	$\square A_4$
$D_3 \sqsubset$	8		33	3	$\square A_3$
$D_5 \sqsubset$	9		32	2	$\square A_2$
$D_6 \sqsubset$	10	Z80	CDII 31	ן נ	$\square A_1$
+5∀□	11	200	CPU31	)	$\Box A_0$
$D_2 \sqsubset$	12		29		$\square$ GND
$D_7 \sqsubseteq$	13		28	3	$\Box$ RFSH
$D_0 \sqsubset$	14		27	7	$\square \overline{\mathtt{M1}}$
$D_1 \sqsubset$	15		26	3	$\Box$ RESET
INT	16		25	5	$\Box$ BUSREQ
$\overline{\mathtt{NMI}}$	17		24	1	$\square \overline{\mathtt{WAIT}}$
HALT $\Box$	18		23	3	BUSACK
$\overline{MREQ} \square$	19		22	2	$\square  \overline{\mathtt{WR}}$
<u>IORQ</u> □	20		2:	ן ו	$\Box \overline{\mathtt{RD}}$
				_	

 $A_{15}$ - $A_0$  Address bus (output, active high, 3-state). This bus is used for accessing the memory and for I/O ports. During the refresh cycle the IR register is put on this bus.

 $\overline{\text{BUSACK}}$  Bus Acknowledge (output, active low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals  $\overline{\text{MREQ}}$ ,  $\overline{\text{IORQ}}$ ,  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  have been entered into their high-impedance states. The external device now control these lines.

BUSREQ Bus Request (input, active low). Bus Request has a higher priority than MI and is always recognised at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus and control signals MREQ, TORQ, RD and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wired-OR and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from refreshing dynamic RAMs.

 $D_7$ - $D_0$  Data Bus (input/output, active low, 3-state). Used for data exchanges with memory, I/O and interrupts.

HALT Halt State (output, active low). Indicates that the CPU has executed a HALT instruction and is waiting for either a maskable or nonmaskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU stops increasing the PC so the instruction is re-executed, to maintain memory refresh.

INT Interrupt Request (input, active low). Interrupt Request is generated by I/O devices. The CPU honours a request at the end of the current instruction if IFF1 is set. INT is normally wired-OR and requires an external pullup for these applications.

TORQ Input/Output Request (output, active low, 3-state). Indicates that the address bus holds a valid I/O address for an I/O read or write operation. TORQ is also generated concurrently

- with  $\overline{\text{M1}}$  during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the databus.
- $\overline{\text{M1}}$  Machine Cycle One (output, active low).  $\overline{\text{M1}}$ , together with  $\overline{\text{MREQ}}$ , indicates that the current machine cycle is the opcode fetch cycle of an instruction execution.  $\overline{\text{M1}}$ , together with  $\overline{\text{1ORQ}}$ , indicates an interrupt acknowledge cycle.
- MREQ Memory Request (output, active low, 3-state). Indicates that the address holds a valid address for a memory read or write cycle operations.
- NMI Non-Maskable Interrupt (input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognised at the end of an instruction, independent of the status of the interrupt flip-flops and automatically forces the CPU to restart at location \$0066.
- RD Read (output, active low, 3-state). Indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to place data onto the data bus.
- RESET Reset (input, active low). Initializes the CPU as follows: it resets the interrupt flip-flops, clears the PC and IR registers, and set the interrupt mode to 0. During reset time, the address bus and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete. Note that Matt found that SP and AF are set to \$FFFF.
- $\overline{\text{RFSH}}$  Refresh (output, active low).  $\overline{\text{RFSH}}$ , together with  $\overline{\text{MREQ}}$ , indicates that the IR registers are on the address bus (note that only the lower 7 bits are useful) and can be used for the refresh of dynamic memories.
- WAIT Wait (input, active low). Indicates to the CPU that the addressed memory or I/O device are not ready for data transfer. The CPU continues to enter a wait state as long as this signal is active. Note that during this period memory is not refreshed.
- WR Write (output, active low, 3-state). Indicates that the CPU wants to write data to memory or an I/O device. The addressed I/O device or memory should use this signal to store the data on the data bus.


#### 2.1.3 Power on Defaults

Matt<sup>2</sup> has done some excellent research on this. He found that AF and SP are always set to \$FFFF after a reset, and all other registers are undefined (different depending on how long the CPU has been powered off, different for different Z80 chips). Of course, the PC should be set to 0 after a reset, and so should the IFF1 and IFF2 flags (otherwise strange things could happen). Also since the Z80 is 8080 compatible, the interrupt mode is probably 0.

Probably the best way to simulate this in an emulator is to set PC, IFF1, IFF2, IM to 0 and set all other registers to \$FFFF.

<sup>&</sup>lt;sup>2</sup>redflame AT xmission DOT com

## 2.1.4 Registers



## 2.1.5 Flags

The conventional way of denoting the flags is with one letter, "C" for the carry flag for example. It could be confused with the C register, so I've chosen to use the "CF" notation for flags (except "P" which uses "PV" notation due to having dual-purpose, either as parity or overflow). And for YF and XF the same notation is used in MAME<sup>3</sup>.

bit	7	6	5	4	3	2	1	0
flag	SF	ZF	YF	HF	XF	PF	NF	CF

SF Set if the 2-complement value is negative; simply a copy of the most significant bit.

**ZF** Set if the result is zero.

**YF** A copy of bit 5 of the result.

**HF** The half-carry of an addition/subtraction (from bit 3 to 4). Needed for BCD correction with DAA.

**XF** A copy of bit 3 of the result.

**PV** This flag can either be the parity of the result (PF), or the 2-complement signed overflow (VF): set if 2-complement value doesn't fit in the register.

**NF** Shows whether the last operation was an addition (0) or a subtraction (1). This information is needed for DAA.<sup>4</sup>

**CF** The carry flag, set if there was a carry after the most significant bit.

<sup>3</sup>http://www.mame.net/

<sup>&</sup>lt;sup>4</sup>Wouldn't it be better to have separate instructions for DAA after addition and subtraction, like the 80x86 has instead of sacrificing a bit in the flag register?

# 2.2 Undocumented Opcodes

There are quite a few undocumented opcodes/instructions. This section should describe every possible opcode so you know what will be executed, whatever the value of the opcode is.

The following prefixes exist: CB, ED, DD, FD, DDCB and FDCB. Prefixes change the way the following opcodes are interpreted. All instructions without a prefix (not a value of one the above) are single-byte opcodes (without the operand, that is), which are documented in the official documentation.

# 2.2.1 CB Prefix [5]

An opcode with a CB prefix is a rotate, shift or bit test/set/reset instruction. A few instructions are missing from the official list, for example SLL (Shift Logical Left). It works like SLA, for one exception: it sets bit 0 (SLA resets it).

CB30	SLL B	CB34	SLL H
CB31	SLL C	CB35	SLL L
CB32	SLL D	CB36	SLL (HL)
CB33	SLL E	CB37	SLL A

## 2.2.2 DD Prefix [5]

In general, the instruction following the DD prefix is executed as is, but if the HL register is supposed to be used the IX register is used instead. Here are the rules:

- Any usage of HL is treated as an access to IX (except EX DE, HL and EXX and the ED prefixed instructions that use HL).
- Any access to (HL) is changed to (IX+d), where "d" is a signed displacement byte placed after the main opcode except JP (HL), which isn't indirect anyway. The mnemonic should be JP HL.
- Any access to  $\mathtt{H}$  is treated as an access to  $\mathtt{IX}_h$  (the high byte of  $\mathtt{IX}$ ) except if ( $\mathtt{IX+d}$ ) is used as well.
- Any access to L is treated as an access to IX<sub>1</sub> (the low byte of IX) except if (IX+d) is used as well.
- A DD prefix before a CB selects a completely different instruction set, see section 2.2.5, page 14.

#### Some examples:

Without	With DD prefix	Without	With DD prefix
LD H, (HL)	LD H, (IX+d)	JP (HL)	JP (IX)
LD H, A	LD IXH, A	LD DE, 0	LD DE, O
LD L, H	LD IXL, IXH	LD HL, O	LD IX, O

# 2.2.3 ED Prefix [5]

There are a number of undocumented EDxx instructions, of which most are duplicates of documented instructions. Any instruction not listed here has no effect (same as 2 NOPs). \*\* indicates undocumented instruction:

```
IN B, (C)
ED40
                            ED50
                                  IN D, (C)
ED41
      OUT (C), B
                            ED51
                                  OUT (C), D
ED42
      SBC HL, BC
                                  SBC HL, DE
                            ED52
ED43
      LD (nn), BC
                            ED53
                                  LD (nn), DE
ED44
      NEG
                            ED54
                                  NEG**
ED45
      RETN
                            ED55
                                  RETN**
ED46
      IM O
                            ED56
                                  IM 1
                                  LD A, I
ED47
      LD I, A
                            ED57
      IN C, (C)
                                  IN E, (C)
ED48
                            ED58
ED49
      OUT (C), C
                            ED59
                                  OUT (C), E
ED4A
      ADC HL, BC
                            ED5A
                                  ADC HL, DE
ED4B
      LD BC, (nn)
                            ED5B
                                  LD DE, (nn)
      NEG**
ED4C
                            ED5C
                                  NEG**
ED4D
      RETI
                            ED5D
                                  RETN**
      IM 0**
ED4E
                            ED5E
                                  IM 2
ED4F
      LD R, A
                            ED5F
                                  LD A, R
ED60
      IN H, (C)
                            ED70
                                  IN (C) / IN F, (C)^{**}
                                  OUT (C), 0^{**}
ED61
      OUT (C), H
                            ED71
                                  SBC HL, SP
ED62
      SBC HL, HL
                            ED72
                                  LD (nn), SP
ED63
      LD (nn), HL
                            ED73
ED64
      NEG**
                            ED74
                                  NEG**
ED65
      RETN**
                            ED75
                                  RETN**
      IM 0**
ED66
                            ED76
                                  IM 1**
                                  NOP**
ED67
      RRD
                            ED77
ED68
      IN L, (C)
                            ED78
                                  IN A, (C)
      OUT (C), L
ED69
                            ED79
                                  OUT (C), A
      ADC HL, HL
                            ED7A
                                  ADC HL, SP
ED6A
ED6B
      LD HL, (nn)
                            ED7B
                                  LD SP, (nn)
ED6C
      NEG**
                            ED7C
                                  NEG**
ED6D
      RETN**
                            ED7D
                                  RETN**
      IM 0**
ED6E
                            ED7E
                                   IM 2**
ED6F
      RLD
                            ED7F
                                  NOP**
```

The ED70 instruction reads from I/O port C, but does not store the result. It just affects the flags like the other IN x, (C) instructions. ED71 simply outs the value 0 to I/O port C.

The ED63 is a duplicate of the 22 opcode (LD (nn), HL) and similarly ED6B is a duplicate of the 2A opcode (LD HL, (nn)). Of course the timings are different. These instructions are listed in the official documentation.

According to Gerton Lunter<sup>5</sup>:

The instructions ED 4E and ED 6E are IM 0 equivalents: when FF was put on the bus (physically) at interrupt time, the Spectrum continued to execute normally, whereas when an EF (RST \$28) was put on the bus it crashed, just as it does in that case when the Z80 is in the official interrupt mode 0. In IM 1 the Z80 just executes a RST \$38 (opcode FF) no matter what is on the bus.

All the RETI/RETN instructions are the same, all like the RETN instruction. So they all, including RETI, copy IFF2 to IFF1. See section 2.4.3, page 21 for more information on RETI and RETN and IM x.

# 2.2.4 FD Prefix [5]

This prefix has the same effect as the DD prefix, though IY is used instead of IX. Note LD IXL, IYH is not possible: only IX or IY is accessed in one instruction, never both.

#### 2.2.5 DDCB Prefix

The undocumented DDCB instructions store the result (if any) of the operation in one of the seven all-purpose registers. Which one depends on the lower 3 bits of the last byte of the opcode (not operand, so not the offset).

000	В	100	H
001	C	101	L
010	D	110	(none: documented opcode)
011	E	111	A

The documented DDCB0106 is RLC (IX+\$01). So, clear the lower three bits (DDCB0100) and something is done to register B. The result of the RLC (which is stored in (IX+\$01)) is now also stored in register B. Effectively, it does the following:

```
LD B, (IX+$01)
RLC B
LD (IX+$01), B
```

So you get double value for money. The result is stored in B and (IX+\$01). The most common notation is: RLC (IX+\$01), B

I've once seen this notation:

```
RLC (IX+$01)
LD B, (IX+$01)
```

That's not correct: B contains the rotated value, even if (IX+\$01) points to ROM.

<sup>&</sup>lt;sup>5</sup>gerton AT math.rug DOT nl

The DDCB SET and RES instructions do the same thing as the shift/rotate instructions:

```
SET 0, (IX+$10), B
DDCB10C0
            SET 0, (IX+$10), C
DDCB10C1
            SET 0, (IX+$10), D
DDCB10C2
            SET 0, (IX+$10), E
DDCB10C3
DDCB10C4
            SET 0, (IX+$10), H
DDCB10C5
            SET 0, (IX+$10), L
DDCB10C6
            SET 0, (IX+$10) - documented instruction
DDCB10C7
            SET 0, (IX+$10), A
```

So for example with the last instruction, the value of (IX+\$10) with bit 0 set is also stored in register A.

The DDCB BIT instructions do not store any value; they merely test a bit. That's why the undocumented DDCB BIT instructions are no different from the official ones:

```
DDCB d 78
            BIT 7, (IX+d)
DDCB d 79
            BIT 7, (IX+d)
DDCB d 7A
            BIT 7, (IX+d)
DDCB d 7B
            BIT 7, (IX+d)
            BIT 7, (IX+d)
DDCB d 7C
DDCB d 7D
            BIT 7, (IX+d)
            BIT 7, (IX+d) - documented instruction
DDCB d 7E
            BIT 7, (IX+d)
DDCB d 7F
```

#### 2.2.6 FDCB Prefixes

Same as for the DDCB prefix, though IY is used instead of IX.

## 2.2.7 Combinations of Prefixes

This part may be of some interest to emulator coders. Here we define what happens if strange sequences of prefixes appear in the instruction cycle of the Z80.

If CB or ED is encountered, that byte plus the next make up an instruction. FD or DD should be seen as prefix setting a flag which says "use IX or IY instead of HL", and not an instruction. In a large sequence of DD and FD bytes, it is the last one that counts. Also any other byte (or instruction) resets this flag.

```
FD DD 00 21 00 10 NOP NOP LD HL, $1000
```

# 2.3 Undocumented Effects

#### 2.3.1 BIT Instructions

BIT n,r behaves much like AND r,2<sup>n</sup> with the result thrown away, and CF flag unaffected. Compare BIT 7,A with AND \$80: flag YF and XF are reset, SF is set if bit 7 was actually set; ZF is set if the result was 0 (bit was reset), and PV is effectively set if ZF is set (the result of the AND leaves either no bits set (PV set - parity even) or one bit set (PV reset - parity odd). So the rules for the flags are:

```
SF flag Set if n = 7 and tested bit is set.
```

**ZF** flag Set if the tested bit is reset.

**YF** flag Set if n = 5 and tested bit is set.

**HF** flag Always set.

**XF** flag Set if n = 3 and tested bit is set.

PV flag Set just like ZF flag.

NF flag Always reset.

CF flag Unchanged.

This is where things start to get strange. With the BIT n,(IX+d) instructions, the flags behave just like the BIT n,r instruction, except for YF and XF. These are not copied from the result but from something completely different, namely bit 5 and 3 of the high byte of IX+d (so IX plus the displacement).

Things get more bizarre with the BIT n, (HL) instruction. Again, except for YF and XF, the flags are the same. YF and XF are copied from some sort of internal register. This register is related to 16-bit additions. Most instructions do not change this register. Unfortunately, I haven't tested all instructions yet, but here is the list so far:

```
ADD HL, xx Use high byte of HL, ie. H before the addition.

LD r, (IX+d) Use high byte of the resulting address IX+d.

JR d Use high byte target address of the jump.

LD r, r' Doesn't change this register.
```

Any help here would be most appreciated!

# 2.3.2 Memory Block Instructions [1]

The LDI/LDIR/LDD/LDDR instructions affect the flags in a strange way. At every iteration, a byte is copied. Take that byte and add the value of register A to it. Call that value n. Now, the flags are:

**YF** flag A copy of bit 1 of n.

**HF** flag Always reset.

**XF** flag A copy of bit 3 of n.

**PV** flag Set if BC not 0.

SF, ZF, CF flags These flags are unchanged.

And now for CPI/CPIR/CPDR. These instructions compare a series of bytes in memory to register A. Effectively, it can be said they perform CP (HL) at every iteration. The result of that comparison sets the HF flag, which is important for the next step. Take the value of register A, subtract the value of the memory address, and finally subtract the value of HF flag, which is set or reset by the hypothetical CP (HL). So, n=A-(HL)-HF.

SF, ZF, HF flags Set by the hypothetical CP (HL).

YF flag A copy of bit 1 of n.

XF flag A copy of bit 3 of n.

**PV** flag Set if BC is not 0.

NF flag Always set.

CF flag Unchanged.

# 2.3.3 I/O Block Instructions

These are the most bizarre instructions, as far as the flags are concerned. Ramsoft found all of the flags. The "out" instructions behave differently than the "in" instructions, which doesn't make the CPU very symmetrical.

First of all, all instructions affect the following flags:

SF, ZF, YF, XF flags Affected by decreasing register B, as in DEC B.

**NF flag** A copy of bit 7 of the value read from or written to an I/O port.

And now the for OUTI/OTIR/OUTD/OTDR instructions. Take the state of the L after the increment or decrement of HL; add the value written to the I/O port; call that k for now. If k > 255, then the CF and HF flags are set. The PV flag is set like the parity of k bitwise and ed with 7, bitwise xor ed with B.

HF and CF Both set if ((HL) + L > 255)

**PV** The parity of ((((HL) + L)  $\wedge$  7)  $\vee$  B)

INI/INIR/IND/INDR use the C register instead of the L register. There is a catch though, because
not the value of C is used, but C + 1 if it's INI/INIR or C - 1 if it's IND/INDR. So, first of all
INI/INIR:

HF and CF Both set if ((HL) + ((C + 1)  $\land$  255)  $\lor$  255)

**PF** The parity of (((HL) + ((C + 1)  $\land$  255))  $\land$  7)  $\lor$  B)

And last IND/INDR:

HF and CF Both set if ((HL) + ((C - 1) 
$$\land$$
 255) > 255)

**PF** The parity of (((HL) + ((C - 1)  $\land$  255))  $\land$  7)  $\lor$  B)

# 2.3.4 16 Bit I/O ports

Officially the Z80 has an 8-bit I/O port address space. When using the I/O ports, the 16 address lines are used. And in fact, the high 8 bits do have some value, so you can use 65536 ports after all. IN r, (C), OUT (C), r, and the block I/O instructions actually place the entire BC register on the address bus. Similarly IN A, (n) and OUT (n), A put A  $\times$ 256 + n on the address bus.

The INI, INIR, IND and INDR instructions use BC before decrementing B, and the OUTI, OTIR, OUTD and OTDR instructions use BC after decrementing.

#### 2.3.5 Block Instructions

The repeated block instructions simply decrement the PC by two so the instruction is simply re-executed. So interrupts can occur during block instructions. So, LDIR is simply LDI + if BC is not 0, decrement PC by 2.

#### 2.3.6 16 Bit Additions

The 16-bit additions are a bit more complicated than the 8-bit ones. Since the Z80 is an 8-bit CPU, 16-bit additions are done in two stages: first, the lower bytes are added, then the two higher bytes. The SF, YF, HF, XF flags are affected by the second (high) 8-bit addition. ZF is set if the whole 16-bit result is 0.

#### 2.3.7 DAA Instruction

This instruction is useful when you're using BCD values. After addition or subtraction, DAA corrects the value back to BCD again. Note that it uses the CF flag, so it cannot be used after INC and DEC.

Stefano Donati from Ramsoft<sup>6</sup> has found the tables which describe the DAA operation. The input is the A register and the CF, NF, HF flags. The result is as follows:

Depending on the NF flag, the "diff" from this table must be added (NF is reset) or subtracted (NF is set) to A:

CF flag is affected:

HF flag is affected:

	high		low	
CF	nibble	HF	nibble	diff
0	0-9 0		0-9	00
0	0-9	1	0-9	06
0	0-8	*	A-F	06
0	A-F	0	0-9	60
1	*	0	0-9	60
1	*	1	0-9	66
1	*	*	A-F	66
0	9-F	*	A-F	66
0	A-F	1	0-9	66

	high	low				low	
CF	nibble	nibble	CF'	NF	HF	nibble	HF'
0	0-9	0-9	0	0	*	0-9	0
0	0-8	A-F	0	0	*	A-F	1
0	9-F	A-F	1	1	0	*	0
0	A-F	0-9	1	1	1	6-F	0
1	*	*	1	1	1	0-5	1
	•						

SF, YF, XF are copies of bit 7, 5, 3 of the result respectively; ZF is set according to the result and NF is always unchanged.

# 2.4 Interrupts

There are two types of interrupts, maskable and non-maskable. The maskable type is ignored if IFF1 is reset. Non-maskable interrupts (NMI) will are always accepted, and they have a higher priority, so if both are requested at the same time, the NMI will be accepted first.

For the interrupts, the following things are important: interrupt Mode (set with the IM 0, IM 1, IM 2 instructions), the interrupt flip-flops (IFF1 and IFF2), and the I register. When a maskable interrupt is accepted, the external device can put a value on the data bus.

Both types of interrupts increase the R register by one when accepted.

# 2.4.1 Non-Maskable Interrupts (NMI)

When an NMI is accepted, IFF1 is reset. At the end of the routine, IFF1 must be restored (so the running program is not affected). That's why IFF2 is there; to keep a copy of IFF1.

An NMI is accepted when the  $\overline{\text{NMI}}$  pin on the Z80 is made low (edge-triggered). The Z80 responds to the change of the line from +5 to 0 - so the interrupt line doesn't have a state, it's just a pulse. When this happens, a call is done to address \$0066 and IFF1 is reset so the

<sup>&</sup>lt;sup>6</sup>http://www.ramsoft.bbk.org/

routine isn't bothered by maskable interrupts. The routine should end with an RETN (RETurn from Nmi) which is just a usual RET but also copies IFF2 to IFF1, so the IFFs are the same as before the interrupt.

You can check whether interrupts were disabled or not during an NMI by using the LD A,I or LD A,R instruction. These instructions copy IFF2 to the PV flag.

Accepting an NMI costs 11 t-states.

## 2.4.2 Maskable Interrupts (INT)

If the  $\overline{\text{INT}}$  line is low and IFF1 is set, a maskable interrupt is accepted - whether or not the last interrupt routine has finished. That's why you should not enable interrupts during such a routine, and make sure that the device that generated it has put the  $\overline{\text{INT}}$  line up again before ending the routine. So unlike NMI interrupts, the interrupt line has a state; it's not a pulse.

When an interrupt is accepted, both IFF1 and IFF2 are cleared, preventing another interrupt from occurring which would end up as an infinite loop (and overflowing the stack). What happens next depends on the Interrupt Mode.

A device can place a value on the data bus when the interrupt is accepted. Some computer systems do not utilize this feature, and this value ends up being \$FF.

Interrupt Mode 0 This is the 8080 compatibility mode. The instruction on the bus is executed (usually an RST instruction, but it can be anything). I register is not used. Assuming it's a RST instruction, accepting this takes 13 t-states.

Interrupt Mode 1 This is the 8080 compatibility mode. The instruction on the bus is executed (usually an RST instruction, but it can be anything). I register is not used. Assuming it's a RST instruction, accepting this takes 13 t-states.

Interrupt Mode 2 A call is made to the address read from memory. What address is read from is calculated as follows:  $(I\ register) \times 256 + (value\ on\ bus)$ . Zilog's user manual states (very convincingly) that the least significant bit of the address is always 0, so they calculate the address that is read from as:  $(I\ register) \times 256 + (value\ on\ bus \land \$FE)$ . I have tested this and it's not correct. Of course, a word (two bytes) is read, making the address where the call is made to. In this way, you can have a vector table for interrupts. Accepting this interrupt type costs 19 t-states.

At the end of a maskable interrupt, the interrupts should be enabled again. You can assume that was the state of the IFFs because otherwise the interrupt wasn't accepted. So, an interrupt routine always ends with an EI and a RET (RETI according to the official documentation, more about that later):

```
InterruptRoutine:
    ...
EI
RETI or RET
```

Note a fact about EI: a maskable interrupt isn't accepted directly after it, so the next opportunity for an interrupt is after the RETI. This is very useful; if the  $\overline{\text{INT}}$  line is still low, an interrupt is accepted again. If this happens a lot and the interrupt is generated before the RETI, the stack could overflow (since the routine would be called again and again). But this property of EI prevents this.

DI is not necessary at the start of the interrupt routine: the interrupt flip-flops are cleared when accepting the interrupt.

You can use RET instead of RETI, depending on the hardware setup. RETI is only useful if you have something like a Z80 PIO to support daisy-chaining: queuing interrupts. The PIO can detect that the routine has ended by the opcode of RETI, and let another device generate an interrupt. That is why I called all the undocumented EDxx RET instructions RETN: All of them operate alike, the only difference of RETI is its specific opcode which the Z80 PIO recognises.

## 2.4.3 Things Affecting the Interrupt Flip-Flops

All the IFF related things are:

Accept NMI	IFF1	IFF2	
CPU reset	0	0	
DI	0	0	
EI	1	1	
Accept INT	0	0	
Accept NMI	0	-	
RETI/N	IFF2	-	All the EDxx RETI/N instructions
LD A,I / LD A,R	-	-	Copies IFF2 into PV flag

If you're working with a Z80 system without NMIs (like the MSX), you can forget all about the two separate IFFs; since an NMI isn't ever generated, the two will always be the same.

Some documentation says that when an NMI is accepted, IFF1 is first copied into IFF2 before IFF1 is cleared. If this is true, the state of IFF2 is lost after a nested NMI, which is undesirable. Have tested this in the following way: make sure the Z80 is in EI mode, generate an NMI. In the NMI routine, wait for another NMI before executing RETN. In the second NMI IFF2 was still set, so IFF1 is *not* copied to IFF2 when accepting an NMI.

Another interesting fact: I was trying to figure out whether the undocumented ED RET instructions were RETN or RETI. I tested this by putting the machine in EI mode, wait for an NMI and end with one of the ED RET instructions. Then execute a HALT instruction. If IFF1 was not restored, the machine would hang but this did not happen with any of the instructions, including the documented RETI!

Since every interrupt routine must end with EI followed by RETI officially, It does not matter that RETI copies IFF2 into IFF1; both are set anyway.

#### 2.4.4 HALT Instruction

The HALT instruction halts the Z80; it does not increase the PC so that the instruction is re-executed until a maskable or non-maskable interrupt is accepted. Only then does the Z80 increase the PC again and continues with the next instruction. During the HALT state, the HALT line is set. The PC is increased before the interrupt routine is called.

## 2.4.5 Where interrupts are accepted

During the execution of instructions, interrupts won't be accepted. Only between instructions. This is also true for prefixed instructions.

Directly after an EI or DI instruction, interrupts aren't accepted. They're accepted again after the instruction after the EI (RET in the following example). So for example, look at this MSX2 routine that reads a scanline from the keyboard:

```
LD C, A
DI
IN A, ($AA)
AND $FO
ADD A, C
OUT ($AA), A
EI
IN A, ($A9)
RET
```

You can assume that there never is an interrupt after the EI, before the IN A, (\$A9) - which would be a problem because the MSX interrupt routine reads the keyboard too.

Using this feature of EI, it is possible to check whether it is true that interrupts are never accepted during instructions:

```
DI
make sure interrupt is active

EI
insert instruction to test

InterruptRoutine:
store PC where interrupt was accepted
RET
```

And yes, for all instructions, including the prefixed ones, interrupts are never accepted during an instruction. Only after the tested instruction. Remember that block instructions simply re-execute themselves (by decreasing the PC with 2) so an interrupt is accepted after each iteration.

Another predictable test: at the "insert instruction to test" insert a large sequence of EI instructions. Of course, during the execution of the EI instructions, no interrupts are accepted.

But now for the interesting stuff. ED or CB make up instructions, so interrupts are accepted after them. But DD and FD are prefixes, which only slightly affects the next opcode. If you test a large sequence of DDs or FDs, the same happens as with the EI instruction: no interrupts are accepted during the execution of these sequences.

This makes sense if you think of DD and FD as a prefix that sets the "use IX instead of HL" or "use IY instead of HL" flag. If an interrupt was accepted after DD or FD, this flag information would be lost, and:

could be interpreted as a simple LD HL,0 if the interrupt was after the last DD. Which never happens, so the implementation is correct. Although I haven't tested this, as I imagine the same holds for NMI interrupts.

Also see section 3.12, page 119 for details on handling interrupts on ZX Spectrum Next.

# 2.5 Timing and R register

## 2.5.1 R register and memory refresh

During every first machine cycle (beginning of instruction or part of it - prefixes have their own M1 two), the memory refresh cycle is issued. The whole IR register is put on the address bus, and the  $\overline{\tt RFSH}$  pin is lowered. It's unclear whether the Z80 increases the R register before or after putting IR on the bus.

The R register is increased at every first machine cycle (M1). Bit 7 of the register is never changed by this; only the lower 7 bits are included in the addition. So bit 7 stays the same, but it can be changed using the LD R, A instruction.

Instructions without a prefix increase R by one. Instructions with an ED, CB, DD, FD prefix, increase R by two, and so do the DDCBxxxx and FDCBxxxx instructions (weird enough). Just a stray DD or FD increases the R by one. LD A,R and LD R,A access the R register after it is increased by the instruction itself.

Remember that block instructions simply decrement the PC with two, so the instructions are re-executed. So LDIR increases R by BC  $\times$  2 (note that in the case of BC = 0, R is increased by \$10000  $\times$  2, effectively 0).

Accepting a maskable or non-maskable interrupt increases the R by one.

After a hardware reset, or after power on, the R register is reset to 0.

That should cover all there is to say about the R register. It is often used in programs for a random value, which is good but of course not truly random.

# 2.6 Errors in Official Documentation

Some official Zilog documentation contains errors. Not every documentation has all of these mistakes, so your milage may vary, but these are just things to look out for.

- The flag affection summary table shows that LDI/LDIR/LDD/LDDR instructions leave the SF and ZF in an undefined state. This is not correct; the SF and ZF flags are unaffected.
- Similarly, the same table shows that CPI/CPIR/CPD/CPDR leave the SF and HF flags in an undefined state. Not true, they are affected as defined elsewhere in the documentation.
- Also, the table says about INI/OUTD/etc "Z=0 if B <> 0 otherwise Z=0"; of course the latter should be Z=1.
- The INI/INIR/IND/INDR/OUTI/OUTD/OTIR/OTDR instructions do affect the CF flag (some official documentation says they leave it unaffected, important!) and the NF flag isn't always set but may also be reset (see 2.3.3, page 17 for exact operation).
- When an NMI is accepted, the IFF1 isn't copied to IFF2. Only IFF1 is reset.
- In the 8-bit Load Group, the last two bits of the second byte of the LD r, (IX + d) opcode should be 10 and not 01.
- In the 16-bit Arithmetic Group, bit 6 of the second byte of the ADD IX,pp opcode should be 0, not 1.
- IN x, (C) resets the HF flag, it never sets it. Some documentation states it is set according to the result of the operation; this is impossible since no arithmetic is done in this instruction.

Note: In zilog's own z80cpu\_um.pdf document, there are a lot of errors, some are very confusing, so I'll mention the ones I have found here:

- Page 21, figure 2 says "the Alternative Register Set contains 2 B' registers"; this should of course be B' and C'.
- Page 26, figure 16 shows very convincingly that "the least significant bit of the address to read for Interrupt Mode 2 is always 0". I have tested this and it is not correct, it can also be 1, in my test case the bus contained \$FF and the address that was read did not end in \$FE but was \$FF.

# Chapter 3

# ZX Spectrum Next

3.1	Ports and Registers	27
3.2	Memory Map and Paging	35
3.3	DMA	13
3.4	Palette	31
3.5	ULA Layer	37
3.6	Layer 2	73
3.7	Tilemap	35
3.8	Sprites	<b>)</b> 3
3.9	Copper	)5
3.10	Sound	11
3.11	Keyboard	17
3.12	Interrupts on Next	19

With increased CPU speeds, more memory, better graphics, hardware sprites and tiles, to mention just some of the most obvious, ZX Spectrum Next is an exciting platform for the retro programmer.

This chapter represents the bulk of the book. Each topic is discussed in its own section. While the sections are laid out in order - later sections sometimes rely on, or refer to the topics discussed earlier, there's no need to go through them in an orderly fashion. Each section should be quite usable by itself as well. All topics discussed elsewhere are referenced, so you can quickly jump there if needed. If using PDF you can click on the section number to go straight to it. With a printed book though, turning the pages gives you a chance to land on something unrelated, but equally interesting, thus learning something new almost by accident.

One more thing worth mentioning, before leaving you on to explore, are ports and Next registers. You will find the full list in the next section. But that's just a list with a couple of examples on how to read and write them. Still, many ports and registers are described in detail at the end of the sections in which they are first mentioned. Those registers that are relevant for multiple topics are described in the first section they are mentioned in, and then referenced from other sections. Additionally, each port and register that's described in detail, has the reference to that section in the list on the following pages as a convenience. I thought for a while about how to approach this. One way would be to describe the ports and references in a single section, together with their list, and then only reference them elsewhere. But ultimately decided on the format described above for two reasons: descriptions are not comprehensive, only relevant ports and registers have this "honour". And secondly, I wanted to keep all relevant material as close together as possible.

# 3.1 Ports and Registers

# 3.1.1 Mapped Spectrum Ports

RW	Addr	Mask	Description
RW	\$103B	%0001 0000 0011 1011	Sets and reads the I2C SCL line
RW	\$113B	%0001 0001 0011 1011	Sets and reads the I2C SDA line
RW	\$123B	%0001 0010 0011 1011	Enables layer 2 and controls paging of layer 2 screen into lower memory (see section 3.6.8, page 81)
RW	\$133B	%0001 0011 0011 1011	Sends byte to serial port. Read tells if data is available in RX buffer
RW	\$143B	%0001 0100 0011 1011	Reads data from serial port, write sets the baud rate
RW	\$153B	%0001 0101 0011 1011	Configuration of UART interfaces
-W	\$1FFD	%00010-	Controls ROM paging and special paging options from the $+2a/+3$ (see section 3.2.7, page 41)
RW	\$243B	%0010 0100 0011 1011	Selects active port for TBBlue/Next feature configuration (see section 3.1.3, page 34)
RW	\$253B	%0010 0101 0011 1011	Reads and/or writes the selected TBBlue control register (see section 3.1.3, page 34)
RW	\$303B	%0011 0000 0011 1011	Sets active sprite-attribute index and pattern-slot index, reads sprite status (see section 3.8.7, page 100)
-W	\$7FFD	%010-	Selects active RAM, ROM, and displayed screen (see section 3.2.7, page 41)
-W	\$BFFD	%100-	Writes to the selected register of the selected sound chip (see section 3.10.4, page 113)
-W	\$DFFD	%1101 1111 1111 1101	Provides additional bank select bits for extended memory (see section 3.2.7, page 41)
R-	\$FADF	%00	Reads buttons on Kempston Mouse
R-	\$FBDF	%0-10	X coordinate of Kempston Mouse, 0-255
R-	\$FFDF	%1-10	Y coordinate of Kempston Mouse, 0-192
-W	\$FFFD	%110-	Controls stereo channels and selects active sound chip and sound chip channel (see section 3.10.4, page 113)

RW	Addr	Mask	Description		
RW	\$xx0B	% 0000 1011	Controls Z8410 DMA chip via MB02 standard (see section $3.3.12$ , page $60$ )		
R-	\$xx1F	% 0001 1111	Reads movement of joysticks using Kempston interface		
RW	\$xx37	%	Kempston interface second joystick variant and controls joystick I/O $$		
−W	\$xx57	% 0101 0111	Uploads sprite positions, visibility, colour type and effect flags (see section 3.8.7, page 100)		
−W	\$xx5B	% 0101 1011	Used to upload the pattern of the selected sprite (see section 3.8.7, page 100)		
RW	\$xx6B	% 0110 1011	Controls zxnDMA chip (see section 3.3.12, page 60)		
-W	\$xxDF	%01 1111	Output to SpecDrum DAC		
RW	\$xxFE	%xxxx xxxx0	Reading with particular high bytes returns keyboard status (see section 3.11.3, page 118), write changes border colour and base Spectrum audio settings (see section 3.5.6, page 71)		
RW	\$xxFF	%	Controls Timex Sinclair video modes and colours in hi-res mode. Readable when bit 2 of <b>Peripheral 3</b> \$08 (page 115) is set		

# 3.1.2 Next/TBBlue Feature Control Registers

Specific features of the Next are controlled via these register numbers, accessed through ports **TBBlue Register Select \$243B** and **TBBlue Register Access \$253B** (see page 34 for details). All registers can also be written to directly with the NEXTREG instruction.

RW	Port	Description				
R-	\$0	Identifies TBBlue board type. Should always be 10 on Next				
R-	\$1	Identifies core (FPGA image) version				
RW	\$2	Identifies type of last reset. Can be written to force reset				
RW	\$3	Identifies timing and machine type				
-M	\$4	In config mode, allows RAM to be mapped to ROM area				
RW	\$5	Sets joystick mode, video frequency and Scandoubler				
RW	\$6	Enables CPU Speed key, DivMMC, Multiface, Mouse and AY audio (see section 3.10.4, page 115)				
RW	\$7	Sets CPU Speed, reads actual speed				
RW	\$8	ABC/ACB Stereo, Internal Speaker, SpecDrum, Timex Video Modes, Turbo Sound Next, RAM contention and (un)lock 128k paging (see section 3.10.4, page 115)				
RW	\$9	Sets scanlines, AY mono output, sprite-id lockstep, resets DivMMC mapram and disables HDMI audio (see section 3.8.7, page 101)				
RW	\$OA	Mouse buttons and DPI config				
R-	\$0E	Identifies core (FPGA image) version (sub minor number)				
RW	\$10	Used within the Anti-brick system				
RW	\$11	Sets video output timing variant (see section 3.3.12, page 60)				
RW	\$12	Sets the bank number where Layer 2 video memory begins (see section 3.6.8, page 81)				
RW	\$13	Sets the bank number where the Layer 2 shadow screen begins				
RW	\$14	Sets the transparent colour for Layer 2, ULA and LoRes pixel data				
RW	\$15	Enables/disables sprites and Lores Layer, and chooses priority of sprites and Layer 2 (see section 3.7.6, page 89)				
RW	\$16	Sets X pixel offset used for drawing Layer 2 graphics on the screen (see section 3.6.8, page 82)				
RW	\$17	Sets Y offset used when drawing Layer 2 graphics on the screen (see section 3.6.8, page 83)				
RW	\$18	Sets and reads clip-window for Layer 2 (see section 3.6.8, page 83)				
RW	\$19	Sets and reads clip-window for Sprites (see section 3.8.7, page 101)				
RW	\$1A	Sets and reads clip-window for ULA/LoRes layer				
RW	\$1B	Sets and reads clip-window for Tilemap (see section 3.7.6, page 89)				
RW	\$1C	Controls (resets) the clip-window registers indices (see section 3.6.8, page 83)				
R-	\$1E	Holds the MSB of the raster line currently being drawn				
R-	\$1F	Holds the eight LSBs of the raster line currently being drawn				

RW	Port	Description
RW	\$22	Controls the timing of raster interrupts and the ULA frame interrupt (see section
	400	3.12.4, page 125)
RW	\$23	Holds the eight LSBs of the line on which a raster interrupt should occur (see section 3.12.4, page 125)
RW	\$26	Pixel X offset (0-255) to use when drawing ULA Layer
RW	\$27	Pixel Y offset (0-191) to use when drawing ULA Layer
RW	\$28	PS/2 Keymap address MSB, read (pending) first byte of palette colour
-W	\$29	PS/2 Keymap address LSB
-W	\$2A	High data to PS/2 Keymap (MSB of data in bit 0)
-W	\$2B	Low eight LSBs of PS/2 Keymap data
RW	\$2C	DAC B mirror, read current I2S left MSB
RW	\$2D	SpecDrum port 0xDF / DAC A+D mirror, read current I2S LSB
RW	\$2E	DAC C mirror, read current I2S right MSB
RW	\$2F	Sets the pixel offset (two high bits) used for drawing Tilemap graphics on the
		screen (see section 3.7.6, page 90)
RW	\$30	Sets the pixel offset (eight low bits) used for drawing Tilemap graphics on the
		screen (see section 3.7.6, page 90)
RW	\$31	Sets the pixel offset used for drawing Tilemap graphics on the screen (see section 3.7.6, page 90)
RW	\$32	Pixel X offset $(0-255)$ to use when drawing LoRes Layer
RW	\$33	Pixel Y offset (0-191) to use when drawing LoRes Layer
RW	\$34	Selects sprite index 0-127 to be affected by writes to other Sprite ports (and mirrors) (see section 3.8.7, page 101)
-W	\$35	Writes directly into byte 1 of port \$xx57 (see section 3.8.7, page 102)
-W	\$36	Writes directly into byte 2 of port \$xx57 (see section 3.8.7, page 102)
-W	\$37	Writes directly into byte 3 of port \$xx57 (see section 3.8.7, page 102)
-W	\$38	Writes directly into byte 4 of port \$xx57 (see section 3.8.7, page 102)
-W	\$39	Writes directly into byte 5 of port \$xx57 (see section 3.8.7, page 103)
RW	\$40	Chooses a palette element (index) to manipulate with (see section 3.4.5, page 63)
RW	\$41	Use to set/read 8-bit colours of the ULANext palette (see section 3.4.5, page 64)
RW	\$42	Specifies mask to extract ink colour from attribute cell value in ULANext mode
RW	\$43	Enables or disables Enhanced ULA interpretation of attribute values and toggles
		active palette (see section 3.4.5, page 65)
RW	\$44	Sets 9-bit (2-byte) colours of the Enhanced ULA palette, or to read second byte of colour (see section 3.4.5, page 65)

RW	Port	Description					
RW	\$4A	8-bit colour to be used when all layers contain transparent pixel (see section 3.4.5,					
		page 66)					
RW	\$4B	Index of transparent colour in sprite palette (see section 3.8.7, page 104)					
RW	\$4C	Index of transparent colour in Tilemap palette (see section 3.7.6, page 90)					
RW	\$50	Selects the 8k-bank stored in 8k-slot 0 (see section 3.2.7, page 42)					
RW	\$51	Selects the 8k-bank stored in 8k-slot 1 (see section 3.2.7, page 42)					
RW	\$52	Selects the 8k-bank stored in 8k-slot 2 (see section 3.2.7, page 42)					
RW	\$53	Selects the 8k-bank stored in 8k-slot 3 (see section 3.2.7, page 42)					
RW	\$54	Selects the 8k-bank stored in 8k-slot 4 (see section 3.2.7, page 42)					
RW	\$55	Selects the 8k-bank stored in 8k-slot 5 (see section 3.2.7, page 42)					
RW	\$56	Selects the 8k-bank stored in 8k-slot 6 (see section 3.2.7, page 42)					
RW	\$57	Selects the 8k-bank stored in 8k-slot 7 (see section 3.2.7, page 42)					
-M	\$60	Used to upload code to the Copper (see section 3.9.4, page 109)					
RW	\$61	Holds low byte of Copper control bits (see section 3.9.4, page 109)					
RW	\$62	Holds high byte of Copper control flags (see section 3.9.4, page 109)					
-M	\$63	Used to upload code to the Copper in 16-bit chunks (see section 3.9.4, page 109)					
RW	\$64	Offset numbering of raster lines in copper/interrupt/active register (see section 3.12.4, page 125)					
RW	\$68	Disable ULA, controls ULA mixing/blending, enable ULA+ (see section 3.7.6, page 91)					
RW	\$69	Layer2, ULA shadow, Timex \$FF port (see section 3.6.8, page 84)					
RW	\$6A	LoRes Radastan mode					
RW	\$6B	Controls Tilemap mode (see section 3.7.6, page 91)					
RW	\$6C	Default tile attribute for 8-bit only maps (see section 3.7.6, page 92)					
RW	\$6E	Base address of the 40x32 or 80x32 tile map (see section 3.7.6, page 92)					
RW	\$6F	Base address of the tiles' graphics (see section 3.7.6, page 92)					
RW	\$70	Layer 2 resolution, palette offset (see section 3.6.8, page 84)					
RW	\$71	Sets pixel offset for drawing Layer 2 graphics on the screen (see section 3.9.4, page 109)					
-W	\$75	Same as register \$35 plus increments \$34 (see section 3.8.7, page 104)					
-W	\$76	Same as register \$36 plus increments \$34 (see section 3.8.7, page 104)					
-M	\$77	Same as register \$37 plus increments \$34 (see section 3.8.7, page 104)					
-M	\$78	Same as register \$38 plus increments \$34 (see section 3.8.7, page 104)					
-M	\$79	Same as register \$39 plus increments \$34 (see section 3.8.7, page 104)					
RW	\$7F	8-bit storage for user					
RW	\$80	Expansion bus enable/config					
RW	\$81	Expansion bus controls					

RW	Port	Description
RW	\$82	Enabling internal ports decoding bits 0-7 register
RW	\$83	Enabling internal ports decoding bits 8-15 register
RW	\$84	Enabling internal ports decoding bits 16-23 register
RW	\$85	Enabling internal ports decoding bits 24-31 register
RW	\$86	When expansion bus is enabled: internal ports decoding mask bits 0-7
RW	\$87	When expansion bus is enabled: internal ports decoding mask bits 8-15
RW	\$88	When expansion bus is enabled: internal ports decoding mask bits 16-23
RW	\$89	When expansion bus is enabled: internal ports decoding mask bits 24-31
RW	\$8A	Monitoring internal I/O or adding external keyboard
RW	\$8C	Enable alternate ROM or lock 48k ROM
RW	\$8E	Control classic Spectrum memory mapping
RW	\$90-93	Enables GPIO pins output
RW	\$98-9B	GPIO pins mapped to Next Register
RW	\$AO	Enable Pi peripherals: UART, Pi hats, I2C, SPI
RW	\$A2	Pi I2S controls
RW	\$A3	Pi I2S clock divide in master mode
RW	\$A8	ESP WiFi GPIO output
RW	\$A9	ESP WiFi GPIO read/write
R-	\$B0	Read Next keyboard compound keys separately (see section 3.11.3, page 118)
R-	\$B1	Read Next keyboard compound keys separately (see section 3.11.3, page 118)
RW	\$B2	DivMMC trap configuration
RW	\$B4	DivMMC trap configuration
RW	\$CO	Interrupt Control (see section 3.12.4, page 126)
RW	\$C2	NMI Return Address LSB (see section 3.12.4, page 126)
RW	\$C3	NMI Return Address MSB (see section 3.12.4, page 126)
RW	\$C4	Interrupt Enable 0 (see section 3.12.4, page 126)
RW	\$C5	Interrupt Enable 1 (see section 3.12.4, page 126)
RW	\$C6	Interrupt Enable 2 (see section 3.12.4, page 127)
RW	\$C8	Interrupt Status 0 (see section 3.12.4, page 127)
RW	\$C9	Interrupt Status 1 (see section 3.12.4, page 127)
RW	\$CA	Interrupt Status 2 (see section 3.12.4, page 128)
RW	\$CC	DMA Interrupt Enable 0 (see section 3.12.4, page 128)
RW	\$CD	DMA Interrupt Enable 1 (see section 3.12.4, page 128)
RW	\$CE	DMA Interrupt Enable 2 (see section 3.12.4, page 129)
-M	\$FF	Turns debug LEDs on and off on TBBlue implementations that have them

# 3.1.3 Accessing Registers

#### Writing to Spectrum Ports

When writing to one of the lower 256 ports, OUT (n), A instruction is used. For example to write the value of 43 to peripheral device mapped to port \$15:

```
LD A, 43; we want to write 43
OUT ($15), A; writes value of A to port $15
```

To write using full 16-bit address, OUT (C),r instruction is used instead. Example of writing a byte to serial port using UART TX \$133B:

```
LD A, 42 ; we want to write 42
LD BC, $133B ; we want to write to port $133B
OUT (C), A
```

The difference between the two speed-wise is tangible: first example requires only 18 t-states (7+11) while second 29 (7+10+12).

#### Reading from Spectrum Ports

Reading also uses the same approach as on original Spectrums - for the lower 256 ports IN A, (n) is used. For example reading a byte from port \$15:

```
LD A, O ; perhaps not strictly required, but good idea
IN A, ($15) ; read byte from port $15 to A
```

Note how the accumulator A is cleared before accessing the port. With IN A, (n), the 16-bit address is composed from A forming high byte and n low byte.

Let's see how we can use this for reading from 16-bit ports - we have two options: we can either use IN A, (n) or IN r, (C). Example of both, reading a byte from serial port:

```
LD BC, $143B ; read $143B port 1 LD A, $14 ; high byte 2 IN A, (C) ; read byte to A 2 IN A, ($3B) ; read byte to A
```

Both have the same result. The difference speed-wise is 22 t-states (10+12) vs 18 (7+11). Not by a lot, but it may add up if used frequently. However, the intent of the first code is clearer as the port address is provided in full instead of being split between two instructions.

This example nicely demonstrates a common dilemma when programming: frequently we can have readable but not as optimal code, or vice versa. But I also thought this was worth pointing out to avoid possible confusion in case you will encounter different ways in someone else's code.

### Writing to Next registers

Writing values to Next/TBBlue registers occurs through **TBBlue Register Select \$243B** and **TBBlue Register Access \$253B** ports. It's composed from 2 steps: first we select the register via write to port \$243B, then write the value through port \$253B. For example writing value of 5 to Next register \$16:

```
LD A, $16
                                               LD A, $16
                                                             ; register $16
                ; register $16
  LD BC, $243B ; port $243B
                                               LD BC, $243B ; port $243B
  OUT (C), A
                                               OUT (C), A
  LD A, 5
                 ; write 5
                                               LD A, 5
                                                              ; write 5
5
  LD BC, $253B; to port $254B
                                               INC B
                                                              ; to port $253B
6
  OUT (C), A
                                               OUT (C), A
```

Quite involving, isn't it? Speed-wise, first example requires 58 t-states  $((7+10+12)\times 2)$  and second 6 t-states less: 52((7+10+12)+(7+4+12)).

The second code relies on the fact that the only difference between two port addresses is the high byte (\$24 vs \$25). So given we already assigned \$243B to BC, we can simply increment B to get \$253B. Again, the intent of the first example is clearer. And again, I thought it was worth pointing out in case you will encounter both approaches and wonder...

However, we can do better. Much better, in fact, using Next NEXTREG instruction, which allows direct writes to given Next registers. So above examples could simply be changed to either:

```
1 LD A, 5 ; write 5 1 NEXTREG $16, 5 ; write 5 to reg $16 2 NEXTREG $16, A ; to reg $16
```

The first example requires 24 t-states (7+17) while the second 20. So less than half compared to using ports. In fact, using NEXTREG is the preferred method of writing to Next registers!

#### Reading from Next Registers

Reading values from Next/TBBlue registers also occurs through \$243B and \$253B ports. Similar to write, read is also composed from 2 steps: first select the register with port \$243B, then read the value from port \$253B. For example reading a byte from Next register \$B0:

```
LD A, $16
                 ; register $16
                                                LD A, $16
                                                               ; register $16
1
  LD BC, $243B
                                                LD BC, $243B
                 ; port $243B
                                                              ; port $243B
2
  OUT (C), A
                 ; set port
                                                OUT (C), A
                                                               ; set port
  LD BC, $253B ; port $253B
                                                INC B
                                                               ; port $253B
  IN A, (C)
                 ; read to A
                                                IN A, (C)
                                                               ; read to A
```

The difference is small: 51 t-states ((7+10+12)+(10+12)) vs 45 ((7+10+12)+(4+12)).

Unfortunately, we don't have faster means of reading Next registers directly as we do for writing; there is no NEXTREG alternative for reads.

# 3.2 Memory Map and Paging

ZX Spectrum Next comes with 1024K (expanded version with 2048K) of memory. But it can't see it all at once.

### 3.2.1 Banks and Slots

Due to its 16-bit address bus, Next can only address  $2^{16} = 65.536$  bytes or 64K of memory at a time. To get access to all available memory, it's divided into smaller chunks called "banks".

Next supports two interchangeable memory management models. One is inherited from the original Spectrums and clones and uses 16K banks. The other is unique to Next and uses 8K banks. Hence, addressable 64K is also divided into 16K or 8K "slots" into which banks are swapped in and out. In a way, slots are like windows into available memory.

Banks are selected by their number - the first bank is 0, second 1 and so on. If you ever worked with arrays, banks and their numbers work the same as array data and indexes. Both 16K and 8K banks start with number 0 at the same address. So if 16K bank n is selected, then the two corresponding 8K bank numbers would be  $n \times 2$  and  $n \times 2 + 1$ .

After startup, addressable 64K space is mapped like this:

Address	Slots Banks 16K 8K 16K 8K Description		Banks		Description	
Address			Description			
\$0000-\$1FFF	0	0	ROM	ROM	ROM, R/W redirect by L2, IRQ, NMI	
\$2000-\$3FFF		1		ROM	ROM, R/W redirect by Layer 2	
\$4000-\$5FFF	1	2	5	10	Normal/shadow ULA screen, Tilemap	
\$6000-\$7FFF		3		11	ULA extended attribute/graphics, Tilemap	
\$8000-\$9FFF	2	4	2	4	Free RAM	
\$A000-\$BFFF		5		5	Free RAM	
\$C000-\$DFFF	3	6	0	0	Free RAM	
\$E000-\$FFFF		7		1	Free RAM	

### 3.2.2 Default Bank Traits

First few addressable banks have certain uses and traits:

Banks		Description
16K	8K	Description
0	0-1	Standard RAM, maybe used by EsxDOS. Initially mapped to \$C000-\$FFFF
1	2-3	Standard RAM, contended on 128, may be used by EsxDOS, RAM disk on NextZXOS

<sup>&</sup>lt;sup>1</sup>You may also see the term "page" used instead of "bank" (in fact, that's why the process of swapping banks into slots is usually called "paging"). I also noticed sometimes 64K addressable memory is referred to as "bank". In this book, I will keep naming consistent to avoid confusion.

Banks		Description				
16K	8K	Description				
2	4-5	Standard RAM. Initially mapped to \$8000-\$BFFF				
3	6-7	Standard RAM, contended on 128, may be used by EsxDOS, RAM disk on NextZXOS				
4	8-9	Standard RAM, contended on $+2/+3$ , RAM disk on NextZXOS				
5	10-11	ULA Screen, contended except on Pentagon, cannot be used by NextBASIC commands. Initially mapped to \$4000-\$7FFF				
6	12-13	Standard RAM, contended on $+2/+3$ , RAM disk on NextZXOS				
7	14-15	ULA Shadow Screen, contended except on Pentagon, NextZXOS Workspace, cannot be used by NextBASIC commands				
8	16-17 Next RAM, Default Layer 2, NextZXOS screen and extra data, canno used by NextBASIC commands					
9-10	18-21	Next RAM, Rest of default Layer 2				
11-13	22-27	Next RAM, Default Layer 2 Shadow Screen				

# 3.2.3 Memory Map

As hinted before, not all available memory is addressable by programs. The first 256K is always reserved for ROMs and firmware. Hence bank 0 starts at absolute address \$40000:

		16K bank	8K bank	Size	Absolute Address	Description
1	← Unexpanded Next —	-	-	64K	\$000000-\$00FFFF	ZX Spectrum ROM
		-	-	16K	\$010000-\$013FFF	EsxDOS ROM
		-	-	16K	\$014000-\$017FFF	Multiface ROM
Next		-	_	16K	\$018000-\$01BFFF	Multiface Extra ROM
1		-	-	16K	\$01C000-\$01FFFF	Multiface RAM
Expanded		-	-	128K	\$020000-\$03FFFF	DivMMC RAM
par		0-7	0-15	128K	\$040000-\$05FFFF	Standard 128K RAM
EX		8-15	16-31	128K	\$060000-\$07FFFF	Extra RAM
		16-47	32-95	512K	\$080000-\$0FFFFF	1st Extra IC RAM
		48-79	96-159	512K	\$080000-\$0FFFFF	1st Extra IC RAM
<u> </u>		80-111	160-223	512K	\$080000-\$0FFFFF	2st Extra IC RAM

So when swapping in, for example:

- 16K bank 20 to slot 3 and writing 10 bytes to memory \$C000 (start of 16K slot 3), we're effectively writing to absolute memory \$90000-\$90009 (\$40000 + 20  $\times$  16384)
- 8K bank 30 to slot 5 and writing 10 bytes to memory \$A000 (start of 8K slot 5), we're effectively writing to absolute memory \$70000-\$70009 (\$40000 + 30  $\times$  8192)

.

# 3.2.4 Legacy Paging Modes

As mentioned, Next inherits the memory management models from the Spectrum 128K/+2/+3 models and Pentagon clones. It's unlikely you will use these modes for Next programs, as Next own model is much simpler to use. They are still briefly described here though in case you will encounter them in older programs. All legacy models use 16K slots and banks.

#### 128K Mode

Slot	0	1	2	3	
Start	\$0000	\$4000	\$8000	\$C000	
End	\$3FFF	\$7FFF	\$BFFF	\$FFFF	
	<u> </u>			<u></u>	
	ROM 0-1			BANK 0-7	on 128K
				BANK 0-12	27 on Next

#### Allows selecting:


- 16K ROM to be visible in the bottom 16K slot (0) from 2 possible banks
- 16K RAM to be visible in the top 16K slot (3) from 8 possible banks (128 banks on Next)

#### Ports involved:

- Memory Paging Control \$7FFD bit 4 selects ROM bank for slot 0
- Memory Paging Control \$7FFD bits 2-0 select one of 8 RAM banks for slot 3
- Next Memory Bank Select \$DFFD bits 3-0 are added as MSB to 2-0 from \$7FFD to form 128 banks for slot 3 (Next specific)

See page 41 for details on ports \$7FFD and \$DFFD. If you are using the standard interrupt handler or OS routines, then any time you write to **Memory Paging Control** \$7FFD you should also store the value at \$5B5C.

# +3 Normal Mode



#### Allows selecting:

- 16K ROM to be visible in the bottom 16K slot (0) from 4 possible banks
- 16K RAM to be visible in the top 16K slot (3) from 8 possible banks (128 banks on Next)

#### Ports involved:

- +3 Memory Paging Control \$1FFD bit 2 as LSB selects ROM bank for slot 0
- Memory Paging Control \$7FFD bit 4 forms MSB selects ROM bank for slot 0
- Memory Paging Control \$7FFD bits 2-0 select one of 8 RAM banks for slot 3
- Next Memory Bank Select \$DFFD bits 3-0 are added as MSB to 2-0 from \$7FFD to form 128 banks for slot 3 (Next specific)

See page 41 for details on ports \$1FFD, \$7FFD and \$DFFD. If you are using the standard interrupt handler or OS routines, then any time you write to +3 Memory Paging Control \$1FFD you should also store the same value at \$5B67 and any time your write to Memory Paging Control \$7FFD you should also store the value at \$5B5C.

#### +3 All-RAM Mode

Slot	0	1	2	3					
Start	\$0000	\$4000	\$8000	\$C000					
End	\$3FFF	\$7FFF	\$BFFF	\$FFFF					
	<b>↑</b>	1	1	<b>↑</b>					
00 =	BANK O	BANK 1	BANK 2	BANK 3					
01 =	BANK 4	BANK 5	BANK 6	BANK 7					
10 =	BANK 4	BANK 5	BANK 6	BANK 3					
11 =	BANK 4	BANK 7	BANK 6	BANK 3					
$ \downarrow$									
↓Lo bi	$\downarrow$ Lo bit = bit 1 from \$1DDF								
Hi bit	= bit 2 from	m <b>\$1DDF</b>							

Also called "Special Mode" or "CP/M Mode". Allows selecting all 4 slots from limited selection of banks as shown in the table above.

#### Ports involved:

- +3 Memory Paging Control \$1FFD bit 0 enables All-RAM (if 1) or normal mode (0)
- +3 Memory Paging Control \$1FFD bits 2-1 select memory configuration

See page 41 for details on port \$1FFD. If you are using the standard interrupt handler or OS routines, then any time you write to +3 Memory Paging Control \$1FFD you should also store the same value at \$5B67.

#### Pentagon 512K/1024K Mode

Next also supports paging implementation from Pentagon spectrums. It's unlikely you will ever use it on Next, so just mentioning for completness sake. You can find more information on Next Dev Wiki<sup>2</sup> or internet if interested.

<sup>&</sup>lt;sup>2</sup>https://wiki.specnext.dev/Next\_Memory\_Bank\_Select

# 3.2.5 Next MMU Paging Mode

Next MMU based paging mode is much more flexible in that it allows mapping 8K banks into any 8K slot of memory available to the CPU. This is the only mode that allows paging in all 2048K on extended Next. It's also the simplest to use - a single NEXTREG instruction assigning bank number to desired MMU slot register.

In this mode, 64K memory accessible to the CPU is divided into 8 slots called MMU0 through MMU7, as shown in the diagram below. Physical memory is thus divided into 96 (or 224 on expanded Next) 8K banks.

16K Slot	0		1		2		3	
8K Slot	0	1	2	3	4	5	6	7
Start	\$0000	\$2000	\$4000	\$6000	\$8000	\$A000	\$C000	\$E000
End	\$1FFF	\$3FFF	\$5FFF	\$7FFF	\$9FFF	\$BFFF	\$DFFF	\$FFFF
	1	<b>↑</b>	<b>↑</b>	<b>↑</b>	1	1	1	<b>↑</b>
	BANK	BANK	BANK	BANK	BANK	BANK	BANK	BANK
	0-255	0-255	0-255	0-255	0-255	0-255	0-255	0-255

Bank selection is set via Next registers (see page 42 for details):

- Memory Management Slot 0 Bank \$50
- Memory Management Slot 1 Bank \$51
- Memory Management Slot 2 Bank \$52
- Memory Management Slot 3 Bank \$53
- Memory Management Slot 4 Bank \$54
- Memory Management Slot 5 Bank \$55
- Memory Management Slot 6 Bank \$56
- Memory Management Slot 7 Bank \$57

While not absolutely required, it's good practice to store original slot values and then restore before exiting program or returning from subroutines.

Example of writing 10 bytes (00 01 02 03 04 05 06 07 08 09) to 8K bank 30 swapped in to slot 5. As mentioned before, this will effectively write to absolute memory \$70000-\$70009:

```
NEXTREG $55, 30
                          ; swap bank 30 to slot 5
2
       LD DE, $A000
                          ; slot 5 starts at $A000
3
       LD A, O
                          ; starting data to write
4
       LD B, 10
                          ; number of bytes to write
5
   next:
6
       LD (DE), A
                          ; write next byte
       INC A
                          ; increment source byte
8
       INC DE
                          ; increment destination location
9
       DJNZ next
10
```

Note: registers Memory Management Slot 0 Bank \$50 and Memory Management Slot 1 Bank \$51 (page 42) have extra "functionality": ROM can be automatically paged in if otherwise nonexistent 8K page \$FF is set. Low or high 8K ROM bank is automatically determined based on which 8K slot is used. This may be useful if temporarily paging RAM into the bottom 16K region and then wanting to restore back to ROM.

# 3.2.6 Interaction Between Paging Modes

As mentioned, legacy and Next paging modes are interchangeable. Changing banks in one will be reflected in the other. The most recent change always has priority. Again, keep in mind that legacy modes use 16K banks, therefore single bank change will affect 2 8K banks.

### Paging Out ROM

ROM is usually mapped to the bottom 16K slot, addresses \$0000-\$3FFF. This area can only be remapped using +3 All-RAM or Next MMU-based mode. Beware though that some programs may expect to find ROM routines at fixed addresses between \$0000 and \$3FFF. And if default interrupt mode (IM 1) is set, Z80 will expect to find interrupt handler at the address \$0038.

#### ULA

ULA always reads content from 16K bank 5. This is mapped to 16K slot 1 by default, addresses \$4000-\$7FFF. ULA will always use bank 5, regardless of which bank is mapped to slot 1, or which slot bank 5 is mapped to (or if it is mapped into any slot at all).

You can redirect ULA to read from 16K bank 7 instead (the "shadow screen", used for double-buffering), using bit 3 of **Memory Paging Control** \$7FFD (page 41). However, you still need to map bank 7 into one of the slots if you want to read or write to it (that's 8K banks 14 and 15 if using MMU for paging). Read more in ULA chapter, section 3.5, page 67.

#### Layer 2 Paging

Layer 2 uses specific ports and registers that are can be used to change memory mapping. For example, the bottom 16K slot can be set for write and read access. Layer 2 also supports a double-buffering scheme of its own. Though any other mapping mode discussed here can be used as well. See Layer 2 chapter, section 3.6, page 73 for more details.

# 3.2.7 Paging Mode Ports and Registers

#### +3 Memory Paging Control \$1FFD

#### Bit Effect

- 7-3 Unused, use 0
- 2 In normal mode high bit of ROM selection. With low bit from bit 4 of \$7FFD:
  - $00 \quad ROM0 = 128K$  editor and menu system
  - 01 ROM1 = 128K syntax checker
  - 10 ROM2 = +3DOS
  - 11 ROM3 = 48K BASIC

In special mode: high bit of memory configuration number

- 1 In special mode: low bit of memory configuration number
- O Paging mode: 0 = normal, 1 = special

### Memory Paging Control \$7FFD

#### Bit Effect

- 7-6 Extra two bits for 16K RAM bank if in Pentagon 512K/1024K mode (see **Next Memory Bank Select \$DFFD** below)
- 5 1 locks pages; cannot be unlocked until next reset on regular ZX128)
- 4 128K: ROM select (0 = 128K editor, 1 = 48K BASIC) +2/+3: low bit of ROM select (see +3 Memory Paging Control \$1FFD above)
- 3 ULA layer shadow screen toggle (0 = bank 5, 1 = bank 7)
- 2-0 Bank number for slot 4 (\$C000)

#### Next Memory Bank Select \$DFFD

#### Bit Effect

- 7 1 to set Pentagon 512K/1024K mode
- 3-0 Most significant bits of the 16K RAM bank selected in Memory Paging Control \$7FFD

```
Memory Management Slot 0 Bank $50
Memory Management Slot 1 Bank $51
Memory Management Slot 2 Bank $52
Memory Management Slot 3 Bank $53
Memory Management Slot 4 Bank $54
Memory Management Slot 5 Bank $55
Memory Management Slot 6 Bank $56
Memory Management Slot 7 Bank $57
```

Bit Effect

7-0 Selects 8K bank stored in corresponding 8K slot

### Memory Mapping \$8E

Bit	Effect
7	Access to bit 0 of Next Memory Bank Select \$DFFD
6-4	Access to bits 2-0 of Memory Paging Control \$7FFD
3	Read will always return 1
	Write 1 to change RAM bank, 0 for no change to MMU6,7, \$7FFD and \$DFFD
2	0 for normal paging mode, 1 for special all-RAM mode
1	Access to bit 2 of +3 Memory Paging Control \$1FFD
0	If bit 2 = 0 (normal mode): bit 4 of <b>Memory Paging Control</b> \$7FFD
	If bit $2 = 1$ (special mode): bit 1 of $+3$ Memory Paging Control \$1FFD

Acts as a shortcut for reading and writing +3 Memory Paging Control \$1FFD, Memory Paging Control \$7FFD and Next Memory Bank Select \$DFFD all at once. Mainly to simplify classic Spectrum memory mapping. Though, as mentioned, Next specific programs should prefer MMU based memory mapping.

# 3.3 DMA

The ZX Spectrum Next DMA (zxnDMA) is a single channel direct memory access device that implements a subset of the Z80 DMA functionality. The subset is large enough to be compatible with common uses of the similar Datagear interface available for standard ZX Spectrums but without the idiosyncracies and requirements on the order of commands.

zxnDMA defines two "ports", called "A" and "B" (port is just a word used for referring to both, source and destination). Either one can be used as a source, the other as the destination. They can be memory location or I/O port, auto-increment, auto-decrement or stay fixed. zxnDMA can operate in continuous or burst mode and implements a special feature that can force each byte transfer to take a fixed amount of time, which can be used to deliver sampled audio.

# 3.3.1 Programming

Since core 3.1.2, zxnDMA is mapped to zxnDMA Port \$xx6B and legacy Zilog DMA to MB02 DMA Port \$xx0B (see page 60 for details).

Similar to Z80 DMA, zxnDMA also has 7 write registers named WRO-WR6. Some of the bits are used to identify a register, while the rest represent the payload (x in the table below):

Reg.	Bitmask	Description	
WRO	0xxxxx01	Direction, operation and port A configuration	
WR1	0xxxx100	Port A configuration	
WR2	0xxxx000 Port B configuration		
WR3	1xxxxx00	Activation	
WR4	1xxxxx01	Port B, timing and interrupt configuration	
WR5	10xxx010	Ready and stop configuration	
WR6	1xxxxx11	Command register	

Each register can include zero or more parameters. Most often specific bits in the payload define whether and which parameters are used. Each parameter is one byte long. Parameters are written immediately after the base register byte. If multiple parameters are used, the order is specified by the bit position within the base payload. The order is from right to left, the parameter associated with bit 0 is written first, the one from bit 7 last.


Sometimes it's also possible that a specific configuration of parameter byte requires additional bytes to be inserted. If so, these bytes are inserted immediately after their "parent" parameter byte following the same rules as indicated above. Only after all child parameters are written, we continue with other parents' parameters, if there are more. This forms a sort of recursive pattern.

After all parameters are written, we can start with a new register byte again. This is then repeated until zxnDMA program is started using WR3 or (preferably) WR6. The same registers can be repeated multiple times within the same DMA program.


DMA programs can be up to 256 bytes long (but the data being transferred can be up to 64K).

# 3.3.2 Registers at a Glance


### WR0



#### WR.1




#### $\overline{WR2}$




#### WR3




#### WR4



#### WR5




### WR6



Port B Address MSB

# 3.3.3 WR0 - Direction, Operation, Port A Configuration

WRO specifies the direction of the transfer, the length of the data that will be transferred and port A address. Base register byte can be followed by up to four parameter bytes:



### Base Register Byte

#### Bits 1-0: Operation

The combination of these two bits defines the type of operation the DMA program will use. While all four combinations are listed, zxnDMA only supports one at the moment - 01:

- 00 Don't use, it conflicts with WR1 and WR2.
- 01 Transfer; this is the only supported operation on zxnDMA.
- 10 Not recommended for compatibility reasons: at the moment 10 behaves exactly like 01 (transfer) on zxnDMA, but on Z80 it's "search" instead. So there is a possibility this will change in future cores.
- 11 Similar to 10; at the moment it behaves like 01 (transfer) on zxnDMA, but on Z80 it's "search/transfer". Again, this may change in future cores.

#### Bit 2: Transfer Direction

Provides the destination of the data transfer:

- 0 Port B is source, port A destination.
- 1 Port A is source, port B destination.

Either port can act as source, while the other becomes the destination.

Bits 4-3: Port A Starting Address Regardless of whether port A acts as a source or destination, we have to define its source address. To do so, set both bits to 1. The address is then entered immediately after this byte. The address is interpreted either as memory or I/O port, based on the configuration from WR1.

#### Bits 6-5: Transfer Length

All DMA operations must have a length defined. Therefore this parameter is also required - set both bits to 1. The length is a 16-bit value and needs to be entered at the end of the data for WRO register.

### Port A Starting Address

If bit 3 of the base register byte is set, then LSB of port A starting address is expected as the first parameter after the base. If bit 4 is set, then MSB byte is expected. If both bits are set, then LSB needs to be written first, followed by MSB. This is in fact the most common setup because port A starting address is required for each DMA operation. And since little-endian format is used, the value forming the 16-bit starting address of port A can be written directly. For example:

```
DW $253B ; Port A starts at $253B
```

Or, if we have a label that points to the start of the memory:

```
DW StartLabel ; Port A starts on memory at this label
```

Whether the address represents a memory location or I/O port is defined with WR1.

# Transfer Length

Setting bit 5 of the base register byte is associated with LSB of transfer length and bit 6 with MSB. If both bits are set, which is the usual case, then LSB is written first, followed by MSB. Again, 16-bit length can be written directly in this case, as shown above with port A starting address.

#### Notes


Since all parameters in WRO are important for DMA transfer, they are typically always included. The configuration would most often look something like this:

```
DB %01111101 ; WRO - append length and port A address, A->B
DW $253B ; Port A starts at $253B
DW 1500 ; We will transfer 1500 bytes
```

Usually, the address and length are provided dynamically, and frequently "self-modifying code" approach is used to fill this data on the fly. We'll discuss this in the example section later on.

# 3.3.4 WR1 - Port A Configuration

This is where we provide details about port A. Base register byte may be followed by one parameter, if bit 6 of the base byte is set:



#### Base Register Byte

Bit 3: Port A Source Specifies the type of the address for port A (the address is written with WRO):

- 0 Port A address is memory location.
- 1 Port A address is I/O port.

Bits 5-4: Port A Address Handling The combination of these two bits determines how port A address will be handled after each byte is transferred:

- 00 Address is decremented after byte is transferred.
- 01 Address is incremented after byte is transferred.
- 10 The address remains fixed at its starting value. This is typically used when port A is an I/O port; all bytes are sent to the same port in this case.
- 11 The same as 10, address is fixed.

In case of decrementing or incrementing, the first byte is read from or written to the starting address for port A from WRO, then decrementing or incrementing begins for the second and subsequent bytes.

Bit 6: Port A Timing If bit 6 is set, the next byte written to the DMA after WR1 base register byte is used to define port A variable timing. If bit 6 is 0, standard Z80 timing for read and write cycles is used.

# Port A Timing

This byte is expected if bit 6 of the base register byte is set. Only bits 1 and 0 are used, the rest must be set to 0.

### Bits 1-0: Port A Timing

Specifies variable timing configuration for port A that allows shortening the length of port A read or write cycles:


- 00 Cycle length is 4.
- 01 Cycle length is 3.
- 10 Cycle length is 2.
- 11 Do not use!

The cycle lengths are intended to selectively slow down read or write cycles for hardware that can't operate at the DMA full speed.

In contrast with Z80 DMA, zxnDMA doesn't support half-cycle timing for control signals.

# 3.3.5 WR2 - Port B Configuration

This register is similar to WR1 except it sets the configuration for port B. If bit 6 is set, base register byte needs to be followed by one parameter. And the configuration of this parameter may in turn require one more parameter byte to be appended.



#### Base Register Byte

Bit 3: Port B Source Specifies the type of the address for port B (the address is written with WR4):

- O Port B address is memory location.
- 1 Port B address is I/O port.

Bits 5-4: Port B Address Handling The combination of the two bits determines how port B address will be handled after each byte is transferred:

- 00 Address is decremented after byte is transferred.
- 01 Address is incremented after byte is transferred.
- 10 The address remains fixed at its starting value. This is typically used when port B is an I/O port; all bytes are sent to the same port in this case.
- 11 The same as 10, address is fixed.

In case of decrementing or incrementing, the first byte is read from or written to the starting address for port B from WR4, then decrementing or incrementing begins for the second and subsequent bytes.

Bit 6: Port B Timing If bit 6 is set, the next byte written to the DMA after WR2 base register byte is used to define port B variable timing. If bit 6 is 0, standard Z80 timing for read and write cycles is used.

### Port B Timing

This byte is expected if bit 6 of the base register byte is set. Only bits 5, 1 and 0 are used, the rest must be set to 0.

#### Bits 1-0: Port A Timing

Specifies variable timing configuration for port A that allows shortening the length of port A read or write cycles:

- 00 Cycle length is 4.
- 01 Cycle length is 3.
- 10 Cycle length is 2.
- 11 Do not use!

The cycle lengths are intended to selectively slow down read or write cycles for hardware that can't operate at the DMA full speed.

Bit 5: Enable Prescalar If set, then additional byte is expected with prescalar value used for fixed time transfers. See below for details.

In contrast with Z80 DMA, zxnDMA doesn't support half-cycle timing for control signals.

#### Prescalar - Fixed Time Transfer


This byte is expected if bit 5 of "Port B Timing" is set. This is a feature of zxnDMA not present in Z80. If non-zero value is written, a delay will be inserted after each byte is transferred. The delay is calculated so that the total amount of time for each byte, including time required for actual transfer, is determined by the prescalar value.

To calculate prescalar value, use formula: prescalar = 875kHz/rate where rate is desired frequency. For example to have a constant rate of 16kHz, prescalar needs to be set to 55 (calculation gives 54.6875 which needs to be rounded). The constant 875kHz is assumed for 28MHz system clock. But exact system clock depends on video timing selected by user (HDMI, VGA). The actual value should therefore be adjusted according to exact frequency as described with **Video Timing \$11** (page 60).

Fixed time transfer works in continuous and burst mode (see WR4). In burst mode, DMA will give up any waiting time to the CPU so it can run while DMA is idle.

### 3.3.6 WR3 - Activation

Compared to Z80 DMA, Next only uses one bit:




#### Base Register Byte

Bit 6: Enable DMA If set, DMA will be enabled, otherwise disabled. DMA should be enabled only after all other bytes are written.

Note: while enabling/disabling through WR3 works on Next, it's recommended to use WR6 instead.

# 3.3.7 WR4 - Port B, Timing, Interrupt Control

Another register where zxnDMA uses only a small portion of functionality from Z80 DMA:



#### Base Register Byte

Bits 3-2: Port B Starting Address Similar to bits 4-3 of WRO, these two bits indicate that port B address will follow. Bit 3 enables LSB and bit 2 MSB of the address. Each byte can be enabled separately, though most commonly, both are used. The address is interpreted either as memory or I/O port, based on the configuration from WR2.

Bits 6-5: DMA Mode Specifes operating mode for DMA:

00 Not recommended for compatibility reasons: at the moment 00 behaves exactly like 01 (continuous mode) on zxnDMA, but on Z80 it's "byte" mode. So there is a possibility this will change in future cores.

- 01 Continuous mode. When the CPU starts DMA, it will run to completion without allowing the CPU to run. The CPU will only execute the next instruction after DMA completes.
- 10 Burst mode. In this mode, DMA will let the CPU run if either port is not ready. With zxnDMA, this condition can only occur when operating in fixed time transfer mode, as described with WR2.
- 11 Do not use!


#### Port B Starting Address

This works exactly the same as port A starting address in bits 4-3 of WRO, but for port B. Bit 3 of base register enables LSB and bit 4 MSB of the port B address. If both are set, then LSB is written before MSB. As port B address is also required for each DMA operation, both bytes are usually provided. And because the 16-bit value uses little-endian notation, it can be written directly. For example:

```
DW $253B ; Port B starts at $253B
```

Whether the address represents memory or I/O port is defined with WR2.

# 3.3.8 WR5 - Ready, Stop Configuration



# Base Register Byte

Bit 4: Ready Configuration

- 0 CE/WAIT line functions only as chip enable line, allowing CPU to read and write control and status bytes when DMA is not owning the bus.
- 1 This mode is implemented but currently not used in zxnDMA. This mode has an external device using the DMA's  $\overline{\tt CE}$  pin to insert wait states during the DMA's transfer.


Bit 5: Stop Configuration Specifies what happens when DMA reaches the end of the block:

0 DMA stops once the end of the block is reached.

1 DMA will auto repeat at the end of the block.

# 3.3.9 WR6 - Command Register

This register is the most complex, but usually only a small subset of functionality is needed:



#### Base Register Byte

WR6 uses a slightly different configuration than other registers. Bits 7, 1 and 0 are always set while bits 6-2 are used together to specify the command to execute. Only a subset of possbible bit combinations are implemented. Some of the most relevant ones:

**Enable DMA** This should be written as the last command of the DMA program to start executing.

**Disable DMA** It's recommended to use this command at the start to ensure the whole program will be written before executing.

Load This is required for DMA to copy port A and B addresses into its internal pointers. Usually, this is used just before **Enable DMA**.

Read Mask

This is not one of the frequently used commands, but it's mentioned because it works differently: instead of indicating parameter bytes that will follow the register as part of the DMA program, it specifies which bytes will be read from the DMA port in the "future". See below for more details.

#### Read Mask

This parameter provides a bit mask that defines which bytes will be read from DMA. While read mask parameter byte has to be written immediately after base register byte, as any other parameter, reading happens separately as I/O read from the DMA port.

Bit 0: Status Indicates that the status byte will be read from the DMA I/O port. Status byte has the following format: 00E1101T where:

E is 0 if the total block length was transferred at least once, 1 otherwise. T is 0 if no byte transferred yet, 1 if at least one byte was transferred.

Bits 1-2: Byte Counter Indicates that the 16-bit number of bytes transferred so far will be read from the DMA I/O port. Bit 1 indicates read for LSB and bit 2 for MSB of the value (note: core 3.0.5 has a bug that reverses the bytes, so bit 1 indicates read for MSB and bit 2 for LSB).

Bits 3-4: Port A Address Indicates that the current internal 16-bit port A address will be read from the I/O port. Bit 3 indicates LSB and bit 4 MSB of the value will be read. Usually the address it read as the whole 16-bit value, so both bits are set.

Bits 5-6: Port B Address Similar to bits 3-4 above; indicates that the current internal 16-bit port B address will be read from the I/O port. Bit 3 indicates LSB and bit 4 MSB of the value will be read.

#### Reading From DMA I/O Port

Registers can be read via an I/O read from the DMA port \$6B after setting the read mask. Register values are the current internal DMA values. Or in other words: the values that will be used for the next transfer operation. Once the end of the read mask is reached, further reads loop around to the first one.

# 3.3.10 Examples

DMA is another subject that may sound quite complicated when attempting to explain, but is really quite straighforward in practice. As you'll see in the following pages, most programs can use the same pattern with only slight changes. You can also find use of DMA to transfer data in various projects in companion code, for example sprites and copper.

### Copy Data From Memory to Memory

Source is at memory address \$C000, destination \$D000, size 2048 bytes. We'll use port A as source, B as destination.

```
CopyMemory:
2
       LD HL, .dmaProgram
                           ; HL = pointer to DMA program
       LD B, .dmaProgramSize; B = size of the code
       LD C, $6B
                             ; C = $6B (zxnDMA port)
       OTIR
                             ; upload DMA program
5
       RET
6
   .dmaProgram:
      DB %1'00000'11
                             ; WR6 - disable DMA
10
                             ; WRO - append length + port A address, A->B
       DB %0'11'11'1'01
11
       DW $C000
                             ; WRO par 1&2 - port A start address
12
       DW 2048
                             ; WRO par 3&4 - transfer length
13
14
      DB %0'0'01'0'100
                             ; WR1 - A incr., A=memory
15
16
       DB %0'0'01'0'000
                             ; WR2 - B incr., B=memory
17
18
      DB %1'01'0'11'01
                             ; WR4 - continuous, append port B addres
19
                             ; WR4 par 1&2 - port B address
      DW $D000
21
      DB %10'0'0'0010
                             ; WR5 - stop on end of block, CE only
22
23
       DB %1'10011'11
                             ; WR6 - load addresses into DMA counters
24
       DB %1,00001,11
                             ; WR6 - enable DMA
25
   .dmaProgramSize = $-.dmaProgram
```

The code includes both, the routine that copies the program into DMA memory and the program itself.

Copy routine relies on OTIR to upload the program to DMA memory through port \$xx6B. OTIR does all the heavy lifting for us - continuously copies bytes until B becomes 0. Perhaps worth noting: .dmaProgramSize is used to establish the length of the program that will be sent. This way we can safely add or remove instructions and it will continue to work (as long as the size stays within 256 bytes).

The program itself, lines 9-25, should be self-explanatory. But we'll go through it anyway since this is how most DMA programs look like:

- Line 9 uses WR6 with bits 6-2 set to %00000 which corresponds to command "Disable DMA". It's good practice to disable DMA before uploading the rest of the program.
- Next comes WRO register in line 11; from least to most significant:
  - Bits 1-0 have the value %01, so "transfer" operation will be used. On zxnDMA this is the only allowed combination anyway.

- Bit 2 establishes the direction of transfer  $A \rightarrow B$  with value 1.
- Next two bits, 4-3, are both set, which tells DMA we want to append both bytes of the port A starting address.
- Similarly bits 6-5 tell DMA to expect both bytes of transfer length.
- Since we enabled all 4 parameters with WRO register, we have to append all 4 bytes immediately afterwards. In this case, it's a 16-bit port A starting address first, followed by the 16-bit transfer length. Since little-endian format is expected (LSB first, then MSB), we can simply use a DW and write the exact address in a natural and readable way. Lines 12-13 is where the parameters are written.

Note: we could also use DB to write each byte separately. It emphasizes the fact two bytes are written, but obfuscates the address. Regardless, the program would then look like this:

```
DB $00

DB $C0 ; $C000

DB $00

DB $00

DB $00

DB $00

DB $08 ; $0800 (=2048)
```

- Line 15 specifies the configuration for port A with WR1 and line 17 for port B with WR2. Both use the same:
  - Bit 3 is 0 meaning port is memory.
  - Bits 5-4 are %01 so address will increment after each byte.
  - Bit 6 is 0 so we use default cycle length.
- Next comes WR4 in line 19 with which we specify additional configuration for port B:
  - Bits 3-2 are set, therefore both bytes of port B address are expected after the register.
  - Bits 6-5 are %01 therefore DMA will run the program in continuous mode.
- 16-bit port B starting address follows in line 20.
- Line 22 has WR5 register with bit 4 and 5 reset. Bit 4 tells DMA to use  $\overline{\tt CE}$  only and bit 5 to stop at the end of the block, after all bytes are transferred.
- Line 24 uses WR6 with bits 6-2 set to %10011 which tells DMA to load source and destination addresses into its own internal pointers. This command must always be included before the end of the program, otherwise DMA internal pointers may point to old values.
- And finally, once everything is configured, line 25 includes another WR6 with bits 6-2 set to %00001. This corresponds to "Enable DMA". After encountering this command, DMA will start running the program.

Note the use of apostrophes to delimit bits. This is special syntax for binary values, sjasmplus will strip them out, so %1'00000'11 will become %10000011 for example. I used it to emphasize individual bits and bit groups. You can use whichever you prefer though.

Perhaps one more thing: the dot in front of .dmaProgram and .dmaProgramSize labels makes them private within last "normal" label (CopyMemory in our case). This is nice if your editor supports code completion; it will not offer these labels outside this scope.

### Copy Data From Memory to I/O Port

Source is at memory address \$9000, destination is port \$5B, size 16384 bytes. We'll use port A as source, B as destination.

```
CopyMemory:
2
       LD HL, .dmaProgram
                             ; HL = pointer to DMA program
       LD B, .dmaProgramSize; B = size of the code
       LD C, $6B
                             ; C = \$6B (zxnDMA port)
       OTIR
                             ; upload DMA program
5
       RET
6
   .dmaProgram:
       DB %1'00000'11
                             ; WR6 - disable DMA
10
       DB %0'11'11'1'01
                             ; WRO - append length + port A address, A->B
11
       DW $9000
                             ; WRO par 1&2 - port A start address
12
                             ; WRO par 3&4 - transfer length
       DW 16384
13
14
       DB %0'0'01'0'100
                             ; WR1 - A incr., A=memory
15
16
       DB %0'0'10'1'000
                             ; WR2 - B fixed, B=I/O
17
18
       DB %1'01'0'11'01
                             ; WR4 - continuous, append port B addres
19
       DW $005B
                             ; WR4 par 1&2 - port B address
21
       DB %10'0'0'0010
                             ; WR5 - stop on end of block, CE only
22
23
       DB %1'10011'11
                             ; WR6 - load addresses into DMA counters
24
       DB %1,00001,11
                             ; WR6 - enable DMA
25
   .dmaProgramSize = $-.dmaProgram
```

Apart from the obvious differences - source and destination addresses and size in lines 12, 13 and 20, the program is almost the same as before.

The only other difference is port B setup in line 17. Because we're sending the bytes to an I/O port, which exists on a specific address and doesn't change, we need to tweak WR2 register data:

- Bit 3 is now set to indicate port B is an I/O port.
- Bits 5-4 are %10 to indicate port B address is fixed.

With this change, port B address will remain fixed at the given value of \$5B throughout the whole transfer, while port A address will be incremented after each byte.

While the result is quite different, the two programs share a lot of similarities. Even more so if we want to use this program multiple times, for transferring data to the same port but from another memory address or of a different size. As it stands now, we'd have to repeat the above program, only replace port A source and transfer length in lines 12-13.

Well, we can use a neat trick to have a reusable DMA program and pass in the address and length as parameters! And it's right on the next page for easy comparison.

### Using Generic Routine for DMA Transfer

The routine gets the address of the source memory through HL and length in BC register pair:

```
CopyMemory:
       LD (.dmaPortAAddress), HL
                                     ; modify program with actual address
2
       LD (.dmaTransferLength), BC; modify program with actual length
3
       LD HL, .dmaProgram ; HL = pointer to DMA program
5
       LD B, .dmaProgramSize; B = size of the code
6
      LD C, $6B
                             ; C = $6B (zxnDMA port)
7
       OTIR
                             ; upload DMA program
8
       RET
9
10
   .dmaProgram:
11
       DB %1'00000'11
                             ; WR6 - disable DMA
12
13
       DB %0'11'11'1'01
                             ; WRO - append length + port A address, A->B
14
   .dmaPortAAddress:
15
       DW 0
                             ; WRO par 1&2 - port A start address
16
   .dmaTransferLength:
17
       DW 0
                             ; WRO par 3&4 - transfer length
18
19
       DB %0'0'01'0'100
                             ; WR1 - A incr., A=memory
20
21
       DB %0'0'10'1'000
                             ; WR2 - B fixed, B=I/O
22
23
       DB %1'01'0'11'01
                             ; WR4 - continuous, append port B address
24
       DW $005B
                             ; WR4 par 1&2 - port B address
26
                             ; WR5 - stop on end of block, CE only
      DB %10'0'0'0010
27
28
       DB %1'10011'11
                             ; WR6 - load addresses into DMA counters
29
       DB %1,00001,11
                             ; WR6 - enable DMA
30
   .dmaProgramSize = $-.dmaProgram
```

DMA program is exactly the same, except for the two WRO parameters.

The labels in lines 15 and 17 are the first part of the puzzle. They are used to get the exact memory address of the first byte of the 16-bit value declared with DW 0. Lines 2 and 3 are where the magic happens. We take the address from the labels and load the value from the corresponding register pair over it.

That's all there is to it. This is one of the most frequent implementations of DMA routines, you likely saw it in various code listings.

The technique is called "self-modifying code", for obvious reasons: we are modifying the program loaded into memory. It's a useful trick to keep in our bag, and this is just one of the simplest implementations. However, we should take care - it's very easy to modify wrong parts which can lead to all sorts of issues. So use with care!

#### 3.3.11 Miscellaneous

#### Operating Speed

The zxnDMA operates at the same speed as the CPU.

Note: at the moment of this writing, Next Dev Wiki<sup>3</sup> states that DMA automatically slows down if the speed exceeds 7MHz and Layer 2 display is being generated and then automatically resumes in high speed operation once Layer 2 display finishes generating. However this is no longer true on latest cores. Thanks to Alvin Albrecht for clarifying this!

## DMA and Interrupts

When zxnDMA controls the bus (when transfer is in progress), Z80 can't respond to interrupts. Here's detailed explanation from Next Dev Wiki<sup>4</sup>:

On the Z80, the NMI interrupt is edge triggered so if an NMI occurs the fact that it occurred is stored internally in the Z80 so that it will respond when it is woken up. On the other hand, maskable interrupts are level triggered. That is, the Z80 must be active to regularly sample the  $\overline{\text{INT}}$  line to determine if a maskable interrupt is occurring. On the Spectrum and the ZX Next, the ULA (and line interrupt) are only asserted for a fixed amount of time,  $\sim 30$  cycles at 3.5MHz. If the DMA is executing a transfer while the interrupt is asserted, the CPU will not be able to see this and it will most likely miss the interrupt.

However, when operating in burst mode, with large enough prescalar, the CPU will be able to respond to interrupts.

It's also possible to allow or prevent specific interrupters from interrupting DMA using Next specific Hardware IM2 mode. This is configured with Next registers **DMA Interrupt Enable 0** \$CC, **DMA Interrupt Enable 1** \$CD and **DMA Interrupt Enable 2** \$CE (pages 128-129). See section 3.12, page 119 for more details on interrupts.

<sup>&</sup>lt;sup>3</sup>https://wiki.specnext.dev/DMA#Operating\_speed

<sup>4</sup>https://wiki.specnext.dev/DMA#The\_DMA\_and\_Interrupts

# 3.3.12 DMA Ports and Registers

#### MB02 DMA Port \$xx0B

Core 3.1.2+: Always in Zilog DMA mode for uploading legacy DMA programs. For zxnDMA, use zxnDMA Port \$xx6B.

Older cores: this port is not supported, set bit 6 of **Peripheral 2** \$06 (page 115) and use **zxnDMA Port** \$xx6B.

#### zxnDMA Port \$xx6B

Core 3.1.2+: Always in zxnDMA mode. For legacy Zilog DMA, use MB02 DMA Port \$xx0B.

Older cores: this port behaves either in zxnDMA or legacy Zilog DMA mode based on bit 6 of **Peripheral 2** \$06 (page 115): if bit 6 is 0, zxnDMA mode is enabled, otherwise Zilog DMA.

### Peripheral 2 \$06

See description under Sound, section 3.10.4, page 115.

#### Video Timing \$11

Bit	Effect					
7-3	Reserved, must be 0					
2-0	Video signal timing variant					
	000	clk28 = 280000000	Base VGA timing			
	001	clk28 = 28571429	VGA setting 1			
	010	clk28 = 29464286	VGA setting 2			
	011	clk28 = 300000000	VGA setting 3			
	100	clk28 = 310000000	VGA setting 4			
	101	clk28 = 320000000	VGA setting 5			
	110	clk28 = 330000000	VGA setting 6			
	111	clk28 = 270000000	HDMI			

DMA Interrupt Enable 0 \$CC

DMA Interrupt Enable 1 \$CD

DMA Interrupt Enable 2 \$CE

See description under Interrupts, section 3.12.4, pages 128-129.

# 3.4 Palette

Next greatly enhances ZX Spectrum video capabilities by offering several new ways to draw graphics on a screen. We'll see how to program each in later chapters, but let's check common behaviour first - colour management.

To draw a pixel on a screen, we need to set its colour as data in memory. Next shares implementation to other contemporary 8-bit computers - all possible colours are stored together in a palette, as an array of RGB values, and each pixel is simply an index into this array. This approach requires less memory and allows creating efficient effects such as fade to/from black, transitions from day to night, water animations etc.

#### 3.4.1 Palette Selection

Each graphics mode or layer has not one but two palettes, each of which can be changed independently. Of course, only one of two can be active at any given time for each mode. The other can be initialized with alternate colours and can be quickly activated to achieve colour animation effects.

Active palette is set with **Enhanced ULA Control \$43** (page 65) for ULA, Layer 2 and Sprites and **Tilemap Control \$6B** (page 91) for Tilemap.

# 3.4.2 Palette Editing

Next palettes have 256 colours. All are initialized with default values, so they are usable out of the box. But it's also possible to change every colour. Regardless of the palette, the procedure to read or write colours is:

- 1. Enhanced ULA Control \$43 (page 65) selects palette which colours you want to edit
- 2. Palette Index \$40 (page 63) selects colour index that will be read or written
- 3. Palette Value \$41 (page 64) or Enhanced ULA Palette Extension \$44 (page 65) reads or writes data for selected colour

When writing colours, we can chose to automatically increment colour indexes after each write. Bit 7 of **Enhanced ULA Control \$43** is used for that purpose. This works the same for both write registers (\$41 and \$44). Colour RGB values can either be 8-bit RRRGGGBB, or 9-bit RRRGGGBBB values. Use **Palette Value \$41** for 8-bit and **Enhanced ULA Palette Extension \$44** for 9-bit.

Note: **Enhanced ULA Control** \$43 has two roles when working with palettes - it selects the active palette for display (out of two available - only for ULA, Layer 2 and Sprites) and selects palette for editing (for all layers, including Tilemap). Therefore care needs to be taken when updating colour entries to avoid accidentally changing the active palette for display at the same time. Depending on our program, we may first need to read the value and then only change bits affecting the palette for editing to ensure the rest of the data remains unaffected.

#### 3.4.3 8 Bit Colours

8-bit colours are stored as RRRGGGBB values with 3 bits per red and green and 2 bits per blue component. Each colour is therefore stored as a single byte. **Palette Value \$41** (page 64) is used to read or write the value.

Here's a reusable subroutine for copying B number of colours stored as a contiguous block in memory addressed by HL register, starting at the currently selected colour index:

```
Copy8BitPalette:

LD A, (HL) ; Load RRRGGGBB into A

INC HL ; Increment to next colour entry

NEXTREG $41, A ; Send colour data to Next HW

DJNZ Copy8BitPalette ; Repeat until B=0
```

And we'd call the subroutine with something like:

```
NEXTREG $43, %00010000 ; Auto increment, Layer 2 first palette for read/write
NEXTREG $40, 0 ; Start copying into index 0
LD HL, palette ; Address to copy RRRGGGBB values from
LD B, 255 ; Copy 255 colours
CALL Copy8BitPalette
```

Note: we could also use DMA to transfer all the bytes. I won't show it here, but feel free to implement it as an excercise - see section 3.3 for details on programming the DMA.

## 3.4.4 9 Bit Colours

With 9 bits per colour, each RGB component uses full 3 bits, thus greatly increasing the available colour gamut. However, each colour needs 2 bytes in memory instead of 1. To read or write we use **Enhanced ULA Palette Extension \$44** (page 65) register instead of \$41. It works similarly to \$41 except that each colour requires two writes: first one stores RRRGGGBB part and second least significant bit of blue component. Subroutine for copying 9-bit colours:

```
Copy9BitPalette:
      LD A, (HL)
                               ; Load RRRGGGBB into A
2
      INC HL
                               ; Increment to next byte
3
      NEXTREG $44, A
                              ; Send colour data to Next HW
4
      LD A, (HL)
                               ; Load remaining byte with LSB of B component into A
5
      INC HL
                                Increment to next colour entry
6
      NEXTREG $44, A
                               ; Send colour data to Next HW and increment index
      DJNZ Copy9BitPalette
                              ; Repeat until B=0
```

Note: subroutine requires that colours are stored in 2 bytes with first containing RRRGGGBB part and second least significant bit of blue. Which is how typically drawing programs store a 9-bit palette anyways. The code for calling this subroutine is exactly the same as for the 8-bit colours above.

## 3.4.5 Palette Registers

#### Palette Index \$40

#### Bit Effect

7-0 Reads or writes palette colour index to be manipulated

Writing an index 0-255 associates it with colour set through Palette Value \$41 or Enhanced ULA Palette Extension \$44 (page 65) of currently selected pallette in Enhanced ULA Control \$43 (page 65). Write also resets value of Enhanced ULA Palette Extension \$44 (page 65) so next write will occur for first colour of the palette

While Tilemap, Layer 2 and Sprites palettes use all 256 distinct colours (with some caveats, as described in specific chapters), ULA modes work like this:

#### Classic ULA

Index Colours
0-7 Ink
8-15 Bright ink
16-23 Paper
24-31 Bright paper

Border is taken from paper colours.

## ULA+

Index Colours 0-64 Ink

Paper and border are taken from Transparency Colour Fallback \$4A (page 66).

#### **ULANext** normal mode

Index Colours
0-127 Ink (only a subset)
128-255 Paper (only a subset)

Border is taken from paper colours. The number of active indices depends on the number of attribute bits assigned to ink and paper out of the attribute by Enhanced ULA Ink Colour Mask \$42.

#### ULANext full-ink mode

Index Colours 0-255 Ink

Paper and border are taken from Transparency Colour Fallback \$4A (page 66).

#### Palette Value \$41

#### Bit Effect

7-0 Reads or writes 8-bit colour data

## Format is:

7	6	5	4	3	2	1	0
$R_2$	$R_1$	$R_0$	$G_2$	$G_1$	$G_0$	$B_2$	$B_1$
Red			(	Green	Blue		

Least significant bit of blue is set to OR between  $B_2$  and  $B_1$ .

Writing the value will automatically increment index in **Palette Index \$40**, if auto-increment is enabled in **Enhanced ULA Control \$43** (page 65). Read doesn't auto-increment index.

#### Enhanced ULA Ink Colour Mask \$42

#### Bit Effect

- 7-0 The number for last ink colour entry in the palette. Only used when ULANext mode is enabled (see **Enhanced ULA Control \$43** (page 65)). Only the following values are allowed, harware behavior is unpredictable for other values:
  - 1 Ink and paper only use 1 colour each on indices 0 and 128 respectively
  - 3 Ink and paper use 4 colours each, on indices 0-3 and 128-131
  - 7 Ink and paper use 8 colours each, on indices 0-7 and 128-135
  - 15 Ink and paper use 16 colours each, on indices 0-15 and 128-143
  - 31 Ink and paper use 32 colours each, on indices 0-31 and 128-159
  - 63 Ink and paper use 64 colours each, on indices 0-63 and 128-191
  - 127 Ink and paper use 128 colours each, on indices 0-127 and 128-255
  - Enables full-ink colour mode where all indices are ink. In this mode paper and border are taken from **Transparency Colour Fallback \$4A** (page 66)

Default value is 7 for core 3.0 and later, 15 for older cores.

#### Enhanced ULA Control \$43

#### Bit Effect

- 7 1 to disable palette index auto-increment, 0 to enable
- 6-4 Selects palette for read or write
  - 000 ULA first palette
  - 100 ULA second palette
  - 001 Layer 2 first palette
  - 101 Layer 2 second palette
  - 010 Sprites first palette
  - 110 Sprites second palette
  - 011 Tilemap first palette
  - 111 Tilemap second palette
  - 3 Selects active Sprites palette (0 = first palette, 1 = second palette)
  - 2 Selects active Layer 2 palette (0 = first palette, 1 = second palette)
  - 1 Selects active ULA palette (0 = first palette, 1 = second palette)
  - 0 Enables ULANext mode if 1 (0 after reset)

Write will also reset the index of **Enhanced ULA Palette Extension \$44** so next write there will be considered as first byte of first colour.

#### Enhanced ULA Palette Extension \$44

#### Bit Effect

7-0 Reads or writes 9-bit colour definition

Two consequtive writes are needed:

#### First write:

7	6	5	4	3	2	1	0
$R_2$	$R_1$	$R_0$	$G_2$	$G_1$	$G_0$	$B_2$	$B_1$
Red			(	Greer	1	Bl	ue

#### Second write:

7	6	5	4	3	2	1	0		
$P_r$		-							
L2		Reserved, set to 0							

Bit 7 of the second write must be 0 except for Layer 2 palettes where it specifies colour priority. If set to 1, then the colour will always be on top, above all other layers, regardless of priority set with **Sprite and Layers System \$15** (page 89). So if you need exactly the same colour with priority and non-priority, you will need to set the same data twice, to different indexes, once with priority bit 1 and then with 0.

After the second write palette colour index in **Palette Index** \$40 (page 63) is automatically increment, if auto-increment is enabled in **Enhanced ULA Control** \$43.

Note: reading will always return the second byte of the colour (least significant bit of blue) and will not auto-increment index. You can read RRRGGGBB part with Palette Value \$41 (page 64).

## Transparency Colour Fallback \$4A

## Bit Effect

7-0 8-bit colour to be used when all layers contain transparent pixel. Format is RRRGGGBB

This colour is also used for paper and border when ULANext full-ink mode is enabled - see **Enhanced ULA Ink Colour Mask \$42** (page 64).

# 3.5 ULA Layer

Original ZX Spectrum didn't have a dedicated graphics chip. To keep the price as low as possible, screen rendering was performed by ULA ("Uncommitted Logic Array") chip.

ZX Spectrum Next inherits ULA mode. The resolution of the screen in this mode is  $256 \times 192$  pixels. If we translate this to  $8 \times 8$  pixels characters, it gives us 32 character columns in 24 character rows.

ULA always reads from 16K bank 5 which is assigned to the second 16K slot at addresses \$4000-\$7FFF by default. Similar to the memory configuration of other contemporary computers, pixel memory is separate from attributes/colour memory. If using default memory configuration:

ROM		RAM								
16K		16K		16K	16K					
	Pixels	Attributes	(free)							
	\$4000-\$57FF	\$5800-\$5AFF	\$5B00-\$7FFF							

## 3.5.1 Pixel Memory

Each screen pixel is represented by a single bit, meaning 1 byte holds 8 screen pixels. So, for each line of 256 pixels, 32 bytes are needed. However, for sake of efficiency, the original Spectrum optimized screen memory layout for speed but made it inconvenient for programming.

Pixel memory is not linear but is instead divided to fill character rows line by line. The first 32 bytes of memory represent the first line of the first character row, followed by 32 bytes representing the first line of the second character row and so on until the first line of 8 character rows is filled. Then next 32 bytes of screen memory represent the second line of the first character row, again followed by the second line of the second character row, until all 8 character rows are covered:

Addr.	Ln.	Ch.	Addr.	Ln.	Ch.	Addr.	Ln.	Ch.	
\$4000	0	0/0	\$4100	1	0/1	\$4200	2	0/2	
\$4020	8	1/0	\$4120	9	1/1	\$4220	10	1/2	
\$4040	16	2/0	\$4140	17	2/1	\$4240	18	2/2	
\$4060	24	3/0	\$4160	25	3/1	\$4260	26	3/2	
\$4080	32	4/0	\$4180	32	4/1	\$4280	33	4/2	• • •
\$40A0	40	5/0	\$41A0	41	5/1	\$42A0	42	5/2	
\$40C0	48	6/0	\$41C0	49	6/1	\$42C0	50	6/2	
\$40E0	56	7/0	\$41E0	57	7/1	\$42E0	58	7/2	

Ln. Screen line (0-191) Ch. Character <row>/<line> <math>(0-23/0-7)

But this is not the end of the peculiarities of Spectrum ULA mode. If you attempt to fill the screen memory byte by byte, you'll realize the top third of the screen fills in first, then middle third and lastly bottom third. The reason is, ULA mode divides the screen into 3 banks. Each bank covers 8 character rows, so  $8\times8\times32$  or 2048 bytes:

```
      Memory Range
      Screen Lines
      Char. Rows

      $4000 - $47FF
      0 - 63
      0 - 8

      $4800 - $4FFF
      64 - 127
      9 - 16

      $5000 - $57FF
      128 - 191
      17 - 23
```

In fact, to calculate the address of memory for any given (x,y) coordinate, we'd need to prepare a 16-bit value like this:

	High Byte							Low Byte							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	$Y_7$	$Y_6$	$Y_2$	$Y_1$	$Y_0$	$Y_5$	$Y_4$	$Y_3$	$X_7$	$X_6$	$X_5$	$X_4$	$X_3$
0	0 1 0 Y											X			

As you can see, X is straightforward; we simply need to take the upper 5 bits and fill them into the lower 5 bits of a 16-bit register pair. Y coordinate requires all 8 bits written into bits 12-5 of 16-bit register pair. However, notice how individual bits are scrambled. It makes incrementing address for next character row simple operation of INC H (assuming HL stores the address of the previous row), which is likely one of the reasons for such implementation. But imagine for a second how complex a Z80 program would need to be to handle all of this. Sure, nothing couple shifts and masking operations couldn't handle but still, lots of wasted CPU cycles. However, on ZX Spectrum Next we have 3 new instructions that take care of all of the complexity for us:

- PIXELAD calculates the address of a pixel with coordinates from DE register pair where D is Y and E is X coordinate and stores the memory location address into HL register pair for ready consumption
- PIXELDN takes the address of a pixel in HL and updates it to point to the same X coordinate but one screen line down
- SETAE takes X coordinate from E register and prepares mask in register A for reading or writing to ULA screen

Furthermore; each instruction only uses 8 t-states, which is far less than the corresponding Z80 assembly program would require. Somewhat naive program for drawing vertical line write from the pixel at coordinate (16,32) to (16,50):

```
; Y=16, X=32
       LD DE, $1020
1
       PIXELAD
                         ; HL=address of pixel (E,D)
2
   loop:
3
       SETAE
                         ; A=pixel mask
                         ; we'll write the pixel
       OR (HL)
5
       LD (HL), A
                         ; actually write the pixel
6
7
       INC D
                         ; Y=Y+1
8
       LD A, D
                         ; copy new Y coordinate to A
       CP 51
                         ; are we at 51 already?
10
       RET NC
                         ; yes, return
11
12
       PIXELDN
                         ; no, update HL to next line
13
       JR loop
                         ; continue with next pixel
14
```

Note: because we're updating our Y coordinate in D register within the loop, we could also use PIXELAD instead of PIXELDN in line 13. Both instructions require 8 T states for execution, so there's no difference performance-wise.

If we instead wanted to check if the pixel at the given coordinate is set or not, we would use AND (HL) instead of OR (HL). For example:

```
LD DE, $1020 ; Y=16, X=32
PIXELAD ; HL=address of pixel (E,D)
SETAE ; A=pixel mask
AND (HL) ; we'll read the pixel
RET Z ; exit if pixel is not set
```

# 3.5.2 Attributes Memory

Now that we know how to draw individual pixels, it's time to handle colour. Memory wise, it's stored immediately after pixel RAM, at memory locations \$5800 - \$5AFF. Each byte represents colour and attributes for 8×8 pixel block on the screen. Byte contents are as follows:

7	6	5	4	3	2	1	0
F	B	$P_2$	$P_1$	$P_0$	$I_2$	$I_1$	$I_0$
F	В	Paper			Ink		

- Bit 7: 1 to enable flashing, 0 to disables it
- Bit 6: 1 to enable bright colours, 0 for normal colours
- Bits 5-3: paper colour 0-7
- Bits 2-0: ink colour 0-7

Colour value 0-7 corresponds to:

Value	Binary	Colour	Bright
0	000	Black	Black
1	001	Blue	Bright blue
2	010	Red	Bright red
3	011	Magenta	Bright magenta
4	100	Green	Bright green
5	101	Cyan	Bright cyan
6	110	Yellow	Bright yellow
7	111	Gray	White

Spectrum only requires 768 bytes to configure colour and attributes for the whole screen. And memory is contiguous so it's simple to manage. However, it comes at expense of restricting to only 2 colours per character block - the reason for the (in)famous colour clash.

Note: on Next, default ULA colours can be changed, see Palette chapter 3.4, page 61 for details.

## 3.5.3 Border

Next inherits Spectrum border colour handling through **ULA Control Port Write \$xxFE** (page 71). The bottom 3 bits are used to specify one of 8 possible colours (see table on the previous page for full list). Example:

```
LD A, 1 ; Select blue colour
OUT ($FE), A ; Set border colour from A
```

Note: border colour is set the same way regardless of graphics mode used. However, some Layer 2 modes and Tileset may partially or fully cover the border, effectively making it invisible to the user.

## 3.5.4 Shadow Screen

As mentioned, ULA uses 16K bank 5 by default to determine what to show on the screen. However, it's possible to change this to bank 7 instead by using bit 3 of **Memory Paging Control \$7FFD** (page 41). Bank 7 mode is called the "shadow" screen. It gives us two separate memory spaces for rendering ULA data and means for quickly swapping between them. It allows always drawing into inactive bank and only swapping it in when ready thus help eliminating flicker.

Note: **Memory Paging Control** \$7FFD (page 41) only controls which of the two possible banks is being used by ULA, but it doesn't map the bank into any of the memory slots. This needs to be done by one of the paging modes as described in the Memory Map and Paging chapter, section 3.2, page 35. Using MMU, we could do something like:

```
LD HL, $5800
                          ; we'll be swapping colours
1
2
       NEXTREG $52, 10
                          ; swap first half of 16K bank 5 to 8K slot 2
3
       LD A, %0000000
                          ; paper=black, ink=black
       LD (HL), A
                          ; write data to screen (immediately visible)
5
6
       NEXTREG $52, 14
                          ; swap first half of 16K bank 7 to 8K slot 2
       LD A, %00000101
                          ; paper=black, ink=cyan
8
       LD (HL), A
                          ; write to 16K bank 7 (not visible)
9
10
       LD BC, $7FFD
                          ; prepare port for changing layers
11
       LD A, %00001000
                          ; activate shadow layer
       OUT (C), A
                          ; top left char now has black background
13
14
       LD A, %0000000
                          ; deactivate shadow layer
15
       OUT (C), A
                          ; top left char now has cyan background
16
```

Remember: 16K bank 7 corresponds to 8K banks 14 and 15. And because pixel and attributes combined fit within single 8K, only single bank needs to be swapped in.

## 3.5.5 Enhanced ULA Modes

ZX Spectrum Next also supports several enhanced ULA modes like Timex Sinclair Double Buffering, Timex Sinclair Hi-Res and Hi-Colour, etc. However, with the presence of Layer 2 and Tilemap modes, it's unlikely these will be used when programming new software on Next. Therefore they are not described here. If interested, read more on:

https://wiki.specnext.dev/Video\_Modes

## 3.5.6 ULA Registers

#### ULA Control Port Write \$xxFE

$\operatorname{Bit}$	Effect
7-5	Reserved, use 0
4	EAR output (connected to internal speaker)
3	MIC output (saving to tape via audio jack)
2-0	Border colour

Note: when read with certain high byte values, **ULA Control Port Read \$xxFE** will read keyboard status. See Keyboard, section 3.11.3, page 118 for details.

## Memory Paging Control \$7FFD

See description under Memory Map and Paging, section 3.2.7, page 41.

Palette Index \$40

Palette Value \$41

Enhanced ULA Ink Colour Mask \$42

Enhanced ULA Control \$43

**Enhanced ULA Palette Extension \$44** 

Transparency Colour Fallback \$4A

See description under Palette, section 3.4.5, pages 63-66.

This page intentionally left empty

# 3.6 Layer 2

As we saw in the previous section, drawing with ULA graphics is much simplified on Next. But it can't eliminate the colour clash. Well, not with ULA mode at least. However, Next brings a couple of brand new graphic modes to the table, hidden behind a somewhat casual name "Layer 2". But don't let its name deceive you; Layer 2 raises Next graphics capabilities to a whole new level!

Layer 2 may appear behind or above the ULA layer. It supports different resolutions with every pixel coloured independently and memory organized sequentially, line by line, pixel by pixel. Consequently, Layer 2 requires more memory compared to ULA; each mode needs multiple 16K banks. But of course, Next has far more memory than the original Speccy ever did!

Resolution	Colours	BPP	Memory Organization
$256{\times}192$	256	8	48K, 3 horizontal banks of 64 lines
$320{\times}256$	256	8	80K, 5 vertical banks of 64 columns <sup>5</sup>
$640 \times 256$	16	4	80K, 5 vertical banks of 128 columns <sup>5</sup>

## 3.6.1 Initialization

Drawing on Layer 2 is much simpler than ULA. But in contrast with ULA, which is always "on", Layer 2 needs to be explicitly enabled. This is done by setting bit 1 of Layer 2 Access Port \$123B (page 81).

By default, Layer 2 will use 256×192 with 256 colours, supported across all Next core versions. You can select another resolution with **Layer 2 Control** \$70 (page 84). In this case you will also have to set up clip window correctly with **Clip Window Layer 2** \$18 (page 83).

# 3.6.2 Paging

After Layer 2 is enabled, we can start writing into memory banks. As mentioned, Layer 2 requires 3-5 contiguous 16K banks. Upon boot, Next assigns it 16K banks 8-10. However, that gets modified by NextZXOS to 9-11 soon afterwards. You can use this configuration, but it's a good idea to set it up manually to future proof our programs.

There are two pieces to the "puzzle" of Layer 2 paging: first, we need to tell the hardware which banks are used. Since banks are always contiguous we only need to write the starting 16K bank number into **Layer 2 RAM Page \$12** (page 81). Then we need to swap the banks into one or more slots to write or read the data. Any supported mode can be used for paging, as described in section 3.2, page 35. But the recommended and simplest is MMU mode. It's recommended to only use 16K banks 9 or greater for Layer 2.

16K slot 3 (\$C000-\$FFFF, MMU7 and 8) is typically used for Layer 2 banks. But any other slot will work. You can use MMU registers to swap banks. Alternatively **Layer 2 Access Port** \$123B (page 81) also allows setting up paging for Layer 2. Either way, make sure paging is reset before passing control back from Layer 2 handling code.

 $<sup>^5</sup>$ Core 3.0.6+ only

Similar to ULA, Layer 2 can also be set up to use a double-buffering scheme. Layer 2 RAM Shadow Page \$13 (page 82) defines starting 16K bank number for "shadow screen" (back buffer) in this case. This is mainly used when paging is set up through Layer 2 Access Port \$123B (page 81); bit 3 is used to switch configuration between normal and shadow banks. Or we can use MMU registers instead. If we track shadow banks manually, we don't have to use register \$13 at all. We still need to assign starting shadow screen bank to register Layer 2 RAM Page \$12 (page 81) in order to make it visible on screen.

## 3.6.3 Drawing

In general, drawing pixels requires the programmer to:

- Determine and select bank to write to
- Calculate address of the pixel within the bank
- Write byte with colour data

All Layer 2 modes use the same approach when drawing pixels. Each pixel uses one byte (except  $640 \times 320$  where each byte contains data for 2 pixels). The value is simply an index into the palette entries list. Similar to other layers, Layer 2 also has two palettes, of which only one can be active at any given time. **Enhanced ULA Control** \$43 (page 65) is used to select active palette. See Palette chapter 3.4, page 61 for details on how to program palettes.

See specific modes in the following pages for examples of writing pixel data.

## 3.6.4 Effects

**Sprite and Layers System \$15** (page 89) can be used to change Layer 2 priority, effectively moving Layer 2 above or below other layers - see Tilemap chapter, section 3.7.6, page 89 for details.

We can even be more specific and only prioritize specific colours, so only pixels using those colours will appear on top while other pixels below other layers. This way we can achieve a simple depth effect. Per-pixel priority is available when writing a custom palette with **Enhanced ULA Palette Extension \$44** (page 65) (9-bit colours). See description under Palette chapter, section 3.4, page 61 for details on how to program palette.

We can also use both Layer 2 palettes to achieve simple effects. For example, certain colours can be marked with the priority flag on one palette but not on the other. When swapping palettes, pixels drawn with these colours would appear on top or below other layers. Another simple effect using both palettes could be colour animation, though it can't be very smooth with only two states.

Global Transparency \$14 (page 82) register can be used to alter the transparent colour of Layer 2. This same register also affects ULA, LoRes and 1-bit ("text mode") tilemap.

Scrolling effects can be achieved by writing pixel offsets to registers **Layer 2 X Offset MSB** \$71 (page 84), **Layer 2 X Offset \$16** (page 82) and **Layer 2 Y Offset \$17** (page 83).

## $3.6.5 \quad 256 \times 192 \ 256 \ \text{Colour Mode}$

3 horizontal banks:

	0	255
0	16K BANK 0	8K BANK 0
		031
:		8K BANK 1
63		32 63
64	16K BANK 1	8K BANK 2
		$64 \dots 95$
:		8K BANK 3
127		96 127
128	16K BANK 2	8K BANK 4
		128 159
:		8K BANK 5
191		160 191

8BPP:

7	6	5	4	3	2	1	0			
$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$			
	Colour index									

Banking Setup:

15	14	13 12-8		7-0
		Y	X	
16	ίΚ	Y	5-0	X
	8K		X	

This mode is the closest to ULA, resolution wise, so is perhaps the simplest to grasp. It's also supported across all Next core versions. Pixels are laid out from left to right and top to bottom. Each pixel uses one byte that represents an 8-bit index into the palette. 3 16K banks are needed to cover the whole screen, each holding data for 64 lines. Or, if using 8K, 6 banks, 32 lines each. Combined, colour data requires 48K of memory.

Each (x,y) coordinate pair requires 16-bits. If the upper byte is used for Y and lower for the X coordinate, together they will form exact memory location offset from the top of the first bank. But to account for bank swapping; for 16K banks, the most significant 2 bits of Y correspond to bank number and for 8K banks, top 3 bits. The rest of Y + X is memory location within the bank.

Example of filling the screen with a vertical rainbow:

```
START_16K_BANK = 9
   START_8K_BANK = START_16K_BANK*2
2
3
       ; Enable Layer 2
4
       LD BC, $123B
5
       LD A, 2
6
       OUT (C), A
8
       ; Setup starting Layer2 16K bank
9
       NEXTREG $12, START_16K_BANK
10
11
12
       LD D, 0
                                ; D=Y, start at top of the screen
13
   nextY:
14
       ; Calculate bank number and swap it in
15
       LD A, D
                                 ; Copy current Y to A
16
       AND %11100000
                                 ; 32100000 (3 MSBs = bank number)
17
       RLCA
                                 ; 21000003
18
```

```
RLCA
                                ; 10000032
19
       RLCA
                                ; 00000321
20
       ADD A, START_8K_BANK
                                ; A=bank number to swap in
       NEXTREG $56, A
                                ; Swap bank to slot 6 ($C000-$DFFF)
22
23
       ; Convert DE (yx) to screen memory location starting at $C000
24
                                ; (DE) will be changed to bank offset
       PUSH DE
25
      LD A, D
                                ; Copy current Y to A
26
       AND %00011111
                               ; Discard bank number
       OR $CO
                               ; Screen starts at $C000
28
       LD D, A
                                ; D=high byte for $C000 screen memory
29
30
       ; Loop X through 0..255; we don't have to deal with bank swapping
31
       ; here because it only occurs when changing Y
32
      LD E, 0
33
   nextX:
       LD A, E
                                ; A=current X
35
       LD (DE), A
                                ; Use X as colour index
36
       INC E
                                ; Increment to next X
37
                                ; Repeat until E rolls over
       JR NZ, nextX
38
       ; Continue with next line or exit
40
       POP DE
                               : Restore DE to coordinates
41
       INC D
                                ; Increment to next Y
42
      LD A, D
                                ; A=current Y
43
       CP 192
                                ; Did we just complete last line?
       JP C, nextY
                                ; No, continue with next linee
```

Worth noting: MMU page 6 (next register \$56) covers memory \$C000 - \$DFFF. As we swap different 8K banks there, we're effectively changing 8K banks that are readable and writable at those memory addresses. That's why we OR \$C0 in line 24; we need to convert zero based address to \$C000 based.

We don't have to handle bank swapping on every iteration; once per 32 rows would do for this example. But the code is more versatile this way and could be easily converted into a reusable pixel setting routine.

You can find fully working example in companion code on GitHub in folder layer2-256x192.

## $3.6.6 \quad 320 \times 256 \quad 256 \quad Colour \quad Mode$

5 vertical banks:

	0								ę	319
0	16K BANK 0		16K BANK 1		16K BANK 2		16K BANK 3		16K BANK 4	
255	8K BANK 0 16K BANK 0	8K BANK 1	8K BANK 2	8K BANK 3	8K BANK 4	8K BANK 5	8K BANK 6 16K BANK 3	8K BANK 7	8K BANK 8 16K BANK 4	8K BANK 9

16K bank contains 64 columns 8K bank contains 32 columns

8BPP:

7	6	5	4	3	2	1	0
$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$
		C	olou	r ind	ex		

Banking Setup:

16			15-8		7-0
16	15	14	13	12-8	7-0
$X_8$			$X_{7-0}$		Y
	16K 2			$X_{5-0}$	Y
8K				$X_{4-0}$	Y

 $320 \times 256$  mode is only available on Next core 3.0.6 or later. Pixels are laid out from top to bottom and left to right. Each pixel uses one byte that represents an 8-bit index into the palette. To cover the whole screen, 5 16K banks of 64 columns or 10 8K banks of 32 columns are needed. Together colour data requires 80K of memory.

In contrast with  $256 \times 192$ , this mode allows drawing to the whole screen, including border. In fact, you can think of it as the regular  $256 \times 192$  mode with additional 32 pixel border around (32 + 256 + 32 = 320 and 32 + 192 + 32 = 256).

Addressing is more complicated though. As we need 9 bits for X and 8 for Y, we can't address all screen pixels with single 16-bit register pair. But we can use 16-bit register pair to address all pixels within each bank. From this perspective, the setup is similar to  $256 \times 192$  mode, except that X and Y are reversed: if the upper byte is used for X and lower for Y, then most significant 2 bits of 16-bit register pair represent lower 2 bits of 16K bank number. And for 8K banks, the most significant 3 bits correspond to the lower 3 bits of 8K bank number. In either case, the most significant bit of the bank number arrives from the 9th bit of the X coordinate ( $X_8$  in the table above). The rest of the X + Y is memory location within the bank.

To use this mode, we must explicitly select it with Layer 2 Control \$70 (page 84). We must also not forget to set clip window correctly with Clip Window Layer 2 \$18 (page 83) and Clip Window Control \$1C (page 83), as demonstrated in example below:

```
START_16K_BANK = 9
START_8K_BANK = START_16K_BANK*2

RESOLUTION_X = 320
RESOLUTION_Y = 256

BANK_8K_SIZE = 8192
NUM_BANKS = RESOLUTION_X * RESOLUTION_Y / BANK_8K_SIZE
BANK_X = BANK_8K_SIZE / RESOLUTION_Y
```

```
10
       ; Enable Layer 2
11
      LD BC, $123B
      LD A, 2
13
       OUT (C), A
14
15
       ; Setup starting Layer2 16K bank
16
      NEXTREG $12, START_16K_BANK
17
      NEXTREG $70, %00010000 ; 320x256 256 colour mode
19
       ; Setup window clip for 320x256 resolution
20
      NEXTREG $1C, 1
                              ; Reset Layer 2 clip window reg index
21
                             ; X1; X2 next line
      NEXTREG $18, 0
22
      NEXTREG $18, RESOLUTION_X / 2 - 1
23
      NEXTREG $18, 0
                             ; Y1; Y2 next line
      NEXTREG $18, RESOLUTION_Y - 1
25
26
      LD B, START_8K_BANK ; Bank number
27
      LD H, O
                               ; Colour index
28
   nextBank:
       ; Swap to next bank, exit once all 5 are done
30
                              ; Copy current bank number to A
      LD A, B
31
      NEXTREG $56, A
                              ; Swap bank to slot 6 ($C000-$DFFF)
32
33
       ; Fill in current bank
34
      LD DE, $C000
                               ; Prepare starting address
35
   nextY:
36
       ; Fill in 256 pixels of current line
37
      LD A, H
                              ; Copy colour index to A
38
      LD (DE), A
                               ; Write colour index into memory
39
      INC E
                               ; Increment Y
40
      JR NZ, nextY
                              ; Continue with next Y until we wrap to next X
41
42
       ; Prepare for next line until bank is full
43
      INC H
                              ; Increment colour
44
       INC D
                               ; Increment X
45
      LD A, D
                              ; Copy X to A
46
      AND %00111111
                              ; Clear $CO to get pure X coordinate
                              ; Did we reach next bank?
      CP BANK_X
48
      JP NZ, nextY
                               ; No, continue with next Y
49
50
       ; Prepare for next bank
51
      INC B
                               ; Increment to next bank
52
      LD A, B
                              ; Copy bank to A
      CP START_8K_BANK+NUM_BANKS; Did we fill last bank?
54
       JP NZ, nextBank
                        ; No, proceed with next bank
```

You can find fully working example in companion code on GitHub in folder layer2-320x256.

## $3.6.7 \quad 640 \times 256 \ 16 \ \text{Colour Mode}$

5 vertical banks:

	0								(	539
0	16K BANK 0		16K BANK 1		16K BANK 2		16K BANK 3		16K BANK 4	
255	8K BANK 0 16K BANK 0	8K BANK 1	8K BANK 2	8K BANK 3	8K BANK 4	8K BANK 5	8K BANK 6 16K BANK 3	8K BANK 7	8K BANK 8 16K BANK 4	8K BANK 9

16K bank contains 128 columns 8K bank contains 64 columns

4BPP:

7	6	5	4	3	2	1	0		
$I_3$	$I_2$	$I_1$	$I_0$	$I_3$	$I_2$	$I_1$	$I_0$		
	Colc	ur 1		Colour 2					

Banking Setup:

16			<b>15-8</b>	7-0	
16	15 14 13			12-8	7-0
$X_8$		2	$X_{7-0}$		Y
	16K 2			$X_{5-0}$	Y
8K				$X_{4-0}$	Y

 $640 \times 256$  mode is very similar to  $320 \times 256$ , except that each byte represents 2 colours instead of 1. It's also available on Next core 3.0.6 or later only. Pixels are laid out from top to bottom and left to right. Each pixel takes 4 bits, so each byte contains data for 2 pixels. Therefore division by 2 should be used to convert screen coordinate to X for address, multiplication by 2 for the other way around.

To cover the whole screen, 5 16K banks of 128 columns or 10 8K banks of 64 columns are needed. Together colour data requires 80K of memory. Similar to  $320 \times 256$ , this mode also covers the whole screen, including the border.

Addressing wise, this mode is the same as  $320 \times 256$ . Using 16-bit register pair we can't address all pixels on the screen, but we can address all pixels within each bank. Again, assuming upper byte of 16-bit register pair is used for X and lower for Y and using 9th bit of X coordinate (bit  $X_8$  in the table above) as the most significant bit of bank number, then most significant 2 bits of 16-bit register pair represent lower 2 bits of 16K bank number. And for 8K banks, the most significant 3 bits correspond to the lower 3 bits of 8K bank number. The rest of the X + Y is memory location within the bank. Don't forget: each colour byte represents 2 screen pixels, so the memory X coordinate (as described above) needs to be multiplied by 2 to convert to screen X coordinate.

To use this mode, we must explicitly select it with Layer 2 Control \$70 (page 84). We must also not forget to set clip window correctly with Clip Window Layer 2 \$18 (page 83) and Clip Window Control \$1C (page 83), as demonstrated in example below:

```
START_16K_BANK = 9
START_8K_BANK = START_16K_BANK*2

RESOLUTION_X = 640
RESOLUTION_Y = 256

BANK_8K_SIZE = 8192
```

```
= RESOLUTION_X * RESOLUTION_Y / BANK_8K_SIZE / 2
   NUM_BANKS
   BANK_X
                 = BANK_8K_SIZE / RESOLUTION_Y
10
       ; Enable Layer 2
11
      LD BC, $123B
12
      LD A, 2
13
       OUT (C), A
14
15
       ; Setup starting Layer2 16K bank
16
      NEXTREG $12, START_16K_BANK
17
      NEXTREG $70, %00100000 ; 640x256 16 colour mode
18
19
      NEXTREG $1C, 1
                              ; Reset Layer 2 clip window reg index
20
      NEXTREG $18, 0
21
      NEXTREG $18, RESOLUTION_X / 4 - 1
      NEXTREG $18, 0
23
      NEXTREG $18, RESOLUTION_Y - 1
24
25
      LD B, START_8K_BANK
                            ; Bank number
26
                               ; Colour index for 2 pixels
      LD H, O
   nextBank:
       ; Swap to next bank, exit once all 5 are done
29
                 ; Copy current bank number to A
      LD A, B
30
      NEXTREG $56, A
                              ; Swap bank to slot 6 ($C000-$DFFF)
31
32
       ; Fill in current bank
33
      LD DE, $C000
                              ; Prepare starting address
   nextY:
35
       ; Fill in 256 pixels of current line
36
      LD A, H
                              ; Copy colour indexes for 2 pixels to A
37
      LD (DE), A
                               ; Write colour indexes into memory
38
      INC E
                              ; Increment Y
      JR NZ, nextY
                               ; Continue with next Y until we wrap to next X
41
       ; Prepare for next line until bank is full
42
      INC H
                               ; Increment colour index for both colours
43
      INC D
                              ; Increment X
44
      LD A, D
                              ; Copy X to A
      AND %00111111
                              ; Clear $CO to get pure X coordinate
46
      CP BANK_X
                              ; Did we reach next bank?
47
      JP NZ, nextY
                              ; No, continue with next Y
48
49
       ; Prepare for next bank
50
      INC B
                               ; Increment to next bank
51
      LD A, B
                               ; Copy bank to A
52
      CP START_8K_BANK+NUM_BANKS; Did we fill last bank?
53
                         ; No, proceed with next bank
      JP NZ, nextBank
54
```

You can find fully working example in companion code on GitHub in folder layer2-640x256.

## 3.6.8 Layer 2 Registers

### Layer 2 Access Port \$123B

#### Bit Effect

- 7-6 Video RAM bank select
  - 00 First 16K of layer 2 in the bottom 16K slot
  - 01 Second 16K of layer 2 in the bottom 16K slot
  - 10 Third 16K of layer 2 in the bottom 16K slot
  - 11 First 48K of layer 2 in the bottom 48K 16K slots 0-2 (core 3.0+)
  - 5 Reserved, use 0
  - 4 0 (see below)
  - 3 Use Shadow Layer 2 for paging
    - 0 Map Layer 2 RAM Page \$12
    - 1 Map Layer 2 RAM Shadow Page \$13
  - 2 Enable Layer 2 read-only paging on 16K slot 0 (core 3.0+)
  - 1 Layer 2 visible, see Layer 2 RAM Page \$12 Since core 3.0 this bit has mirror in Display Control 1 \$69 (page 84)
  - O Enable Layer 2 write-only paging on 16K slot 0

Note: bits 0 and 2 can be combined to get both read and write access to selected bank(s). If bit 3 is set, then paging uses shadow screen banks instead.

Since core 3.0.7, write with bit 4 set was also added:

### Bit Effect

- 7-5 Reserved, use 0
  - 4 1
- 3 Reserved, use 0
- 2-0 16K bank relative offset (+0..+7) applied to Layer 2 memory mapping

With this, all 5 banks needed for  $320 \times 256$  and  $640 \times 256$  modes can be selected for reading or writing to 16K slot 0 (or first three slots). To use this mode, port \$123B is typically written to twice, first without bit 4 to switch on read/write access, then with bit 4 set to select bank offset.

Note: read and write access to Layer 2 banks (or any other bank for that matter) can also be achieved using Next MMU registers which is arguably simpler to use. Regardless, don't forget to reset banks back to the original after you're done handling Layer 2!

## Layer 2 RAM Page \$12

## Bit Effect

- 7 Reserved, must be 0
- 6-0 Starting 16K bank of Layer 2

Default  $256 \times 192$  mode requires 3 16K banks while new,  $320 \times 256$  and  $640 \times 256$  modes require 5

 $16 \mathrm{K}$  banks. Banks need to be contiguous in memory, so here we only specify the first one. Valid bank numbers are therefore 0 - 45 (109 for  $2 \mathrm{MB}$  RAM models) for standard mode and 0 - 43 (107 for  $2 \mathrm{MB}$  RAM models) for new modes.

Changes to this registers are immediately visible on screen.

Note: this register uses 16K bank numbers. If you're using 8K banks, you have to multiply this value by 2. For example, 16K bank 9 corresponds to 8K banks 18 and 19.

## Layer 2 RAM Shadow Page \$13

### Bit Effect

- 7 Reserved, must be 0
- 6-0 Starting 16K bank of Layer 2 shadow screen

Similar to Layer 2 RAM Page \$12 except this register sets up starting 16K bank for Layer 2 shadow screen. The other difference is that changes to this registers are not immediately visible on screen.

Note: this register doesn't affect the shadow screen in any way besides when bit 3 is set in **Layer 2 Access Port \$123B**. We can circumvent it completely if a manual paging scheme is used to swap banks for reading and writing.

#### Global Transparency \$14

#### Bit Effect

7-0 Sets index of transparent colour for Layer 2, ULA and LoRes pixel data (\$E3 after reset).

## Layer 2 X Offset \$16

## Bit Effect

7-0 Writes or reads X pixel offset used for drawing Layer 2 graphics on the screen.

This can be used for creating scrolling effects. For  $320 \times 256$  and  $640 \times 256$  modes, 9 bits are required; use **Layer 2 X Offset MSB \$71** (page 84) to set it up.

## Layer 2 Y Offset \$17

#### Bit Effect

7-0 Writes or reads Y pixel offset used for drawing Layer 2 graphics on the screen.

## Valid range is:

• 256×192: 191

• 320×256: 255

• 640×256: 255

## Clip Window Layer 2 \$18

#### Bit Effect

7-0 Reads and writes clip-window coordinates for Layer 2

4 coordinates need to be set: X1, X2, Y1 and Y2. Which coordinate gets set, is determined by index. As each write to this register will also increment index, the usual flow is to reset the index to 0 in Clip Window Control \$1C, then write all 4 coordinates in succession. Positions are inclusive. Furthermore, X positions are doubled for  $320 \times 256$  mode, quadrupled for  $640 \times 256$ . Therefore, to view the whole of Layer 2, the values are:

		$256{\times}192$	$320{\times}256$	$640{ imes}256$
0	X1 position	0	0	0
1	X2 position	255	159	159
2	Y1 position	0	0	0
3	Y2 position	191	255	255

## Clip Window Control \$10

## Write:

# Bit Effect 7-4 Reserved, must be 0 3 1 to reset Tilemap clip-window register index 2 1 to reset ULA/LoRes clip-window register index 1 1 to reset Sprite clip-window register index 0 1 to reset Layer 2 clip-window register index

## Read:

#### Bit Effect

- 7-6 Current Tilemap clip-window register index
- 5-4 Current ULA/LoRes clip-window register index
- 3-2 Current Sprite clip-window register index
- 1-0 Current Layer 2 clip-window register index

Palette Index \$40

Palette Value \$41

Enhanced ULA Control \$43

#### Enhanced ULA Palette Extension \$44

See description under Palette, section 3.4.5, pages 63-65.

## Display Control 1 \$69

#### Bit Effect

- 7 1 to enable Layer 2 (alias for bit 1 in Layer 2 Access Port \$123B, page 81)
- 1 to enable ULA shadow display (alias for bit 3 in **Memory Paging Control \$7FFD**, page 41)
- 5-0 Alias for bits 5-0 in Timex Sinclair Video Mode Control \$xxFF

ULA shadow screen from Bank 7 has higher priority than Timex modes.

## Layer 2 Control \$70

Bit	Effect
7-6	Reserved, must be 0
5-4	Layer 2 resolution (0 after soft reset)
	00 $256 \times 192, 8BPP$
	01 $320 \times 256, 8BPP$
	10 640×256, 4BPP

3-0 Palette offset (0 after soft reset)

## Layer 2 X Offset MSB \$71

#### Bit Effect

- 7-1 Reserved, must be 0
  - 0 MSB for X pixel offset

This is only used for  $320 \times 256$  and  $640 \times 256$  modes. Together with **Layer 2 X Offset \$16** (page 82) full 319 pixels offsets are available. For  $640 \times 256$  only 2 pixel offsets are possible.

# 3.7 Tilemap

Tilemap is fast and effective way of displaying 8x8 pixel blocks on the screen. There are two possible resolutions available: 40x32 or 80x32 tiles. Tilemap layer overlaps ULA by 32 pixels on each side. Or in other words, similar to 320x256 and 640x256 modes of Layer 2, tilemap also covers the whole of the screen, including the border.

Tilemap is defined by 2 data structures: tile definitions and tilemap data itself.

## 3.7.1 Tile Definitions

Tiles are 8x8 pixels with each pixel representing an index of the colour from the currently selected tilemap palette.

Each pixel occupies 4-bits, meaning tiles can use 16 colours. However, as we'll see in the next section, it's possible to specify a 4-bit palette offset for each tile which allows us to reach all 256 colours from the palette.

A maximum of 256 tile definitions are possible, but this can be extended to 512 if needed using **Tilemap Control** \$6B (page 91).

All tiles definitions are specified in a contiguous memory block. The offset of tile definitions memory address relative to the start of bank 5 needs to be specified with **Tile Definitions Base Address** \$6F (page 92).

# 3.7.2 Tilemap Data

Tilemap data requires 2 bytes per tile:

High Byte										Low	Byte	9			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 - HO - 77 - 11 - CH	Falette Offset		X Mirror	Y Mirror	Rotate	ULA Mode					Tile Index			

Palette Offset 4-bit palette offset for this tile. This allows shifting colours to other 16-colour

"banks" thus allowing us to reach the whole 256 colours from the palette.

**X** Mirror If 1, this tile will be mirrored in X direction.

Y Mirror If 1, this tile will be mirrored in Y direction.

Rotate If 1, this tile will be rotated 90°clockwise.

**ULA Mode** If 1, this tile will be rendered on top, if 0 below ULA display. However in 512

tile mode, this is the 8th bit of tile index.

**Tile Index** 8-bit tile index within the tile definitions.

However, it's possible to eliminate attributes byte by setting bit 5 in **Tilemap Control \$6B** (page 91). This only leaves an 8-bit tile index. Tileset then only occupies half the memory. But we lose the option to specify attributes for each tile separately. Instead attributes for all tiles are taken from **Default Tilemap Attribute \$6C** (page 92).

The offset of the tilemap data memory address relative to the start of bank 5 needs to be specified with **Tilemap Base Address \$6E** (page 92).

# 3.7.3 Memory Organization

The Tilemap layer is closely tied with ULA. Memory wise, it always exists in 16K slot 5. By default, this page is loaded into 16K slot 1 \$4000-\$7FFF (examples here will assume this configuration, if you load into a different slot, you will have to adjust addresses accordingly).

If both ULA and tilemap are used, memory should be arranged to avoid overlap. Given ULA pixel and attributes memory occupied memory addresses \$4000-\$5AFF, this leaves \$5B00-\$7FFF for tilemap. If we also take into account various system variables that reside on top of ULA attributes, \$6000 should be used for starting address. This leaves us:

	402	x32	80x32		
Bytes per tile	1	2	1	2	
Bytes per tileset	1280	2560	2560	5120	
Max Tile Definitions	215	175	175	95	

We as programmers need to tell hardware where in the memory tilemap and tile definitions are stored. **Tilemap Base Address \$6E** and **Tile Definitions Base Address \$6F** registers (page 92) are used for that.

Both addresses are provided as most significant byte of the offset into memory slot 5 (which starts at \$4000). This means we can only store data at multiples of 256 bytes. For example, if data is stored at \$6000, the MSB offset value would be \$20 (\$6000 - \$4000 = \$2000).

Generic formula to calculate MSB of the offset is: (Address - \$4000) >> 8.

# 3.7.4 Combining ULA and Tilemap

ULA and Tilemap can be combined in two ways:

- Standard mode: uses bit 0 from tile's attribute byte to determine if a tile is above or below ULA. If tilemap uses 2 bytes per tile, we can specify the priority for each tile separately, otherwise we specify it for all tiles. Transparent pixels are taken into account if the top layer is transparent, the bottom one is visible through.
- Stencil mode: only used if both, ULA and tileset are enabled. The final pixel is transparent if both, ULA and tilemap pixels are transparent. Otherwise final pixel is AND of both colour bits. This mode allows one layer to act as a cut-out for the other.

## 3.7.5 Examples

Using tilemaps is very simple. The most challenging part of my experience was finding a drawing program that would export to required formats in full. In my experience, Next Graphics<sup>6</sup> is the most feature-complete application for generating data for the Next. It takes images from your preferred editor and converts them into a format that can be easily consumed by Next hardware. It supports many different configurations too.

Alternatively, Remy's Sprite, Tile and Palette editor website<sup>7</sup> is the readily available editor and exporter. However, at the time of this writing, export is limited.

Regardless of the editor, we need 3 pieces of data: palette, tile definitions and tileset itself. In this example, they are included as binary files:

```
tilemap:
       INCBIN "tiles.map"
2
   tilemapLength = $-tilemap
3
4
   tiles:
5
       INCBIN "tiles.spr"
   tilesLength = $-tiles
8
   palette:
9
       INCBIN "tiles.pal"
10
   paletteLength = $-palette
```

With all data in place, we can start setting up tilemap:

```
START_OF_BANK_5
                      = $4000
   START_OF_TILEMAP
                     = $6000
                                 ; Just after ULA attributes and system vars
2
   START_OF_TILES
                     = $6600
                                 ; Just after 40x32 tilemap
   OFFSET_OF_MAP
                     = (START_OF_TILEMAP - START_OF_BANK_5) >> 8
5
   OFFSET_OF_TILES
                      = (START_OF_TILES - START_OF_BANK_5) >> 8
6
       ; Enable tilemap mode
8
      NEXTREG $6B, %10100001
                                  ; 40x32, 8-bit entries
      NEXTREG $6C, %0000000
                                  ; palette offset, visuals
10
11
       ; Tell hardware where to find tiles
12
      NEXTREG $6E, OFFSET_OF_MAP; MSB of tilemap in bank 5
13
      NEXTREG $6F, OFFSET_OF_TILES ; MSB of tilemap definitions
14
```

Above code uses couple neat preprocessing tricks to automatically calculate MSB for tilemap and tile definitions offsets. The rest is simply setting up desired behaviour using Next registers.

<sup>&</sup>lt;sup>6</sup>https://github.com/infromthecold/Next-Graphics

<sup>7</sup>https://zx.remysharp.com/sprites/

The only remaining piece is to actually copy all the data to expected memory locations:

```
; Setup tilemap palette
1
      NEXTREG $43, %00110000
                                ; Auto increment, select first tilemap palette
2
3
      ; Copy palette
      LD HL, palette
                                 ; Address of palette data in memory
      LD B, 16
                                 ; Copy 16 colours
6
                                ; Call routine for copying
      CALL Copy8BitPalette
7
8
      ; Copy tile definitions to expected memory
9
      LD HL, tiles
                                ; Address of tiles in memory
10
      LD BC, tilesLength
                                ; Number of bytes to copy
11
      CALL CopyTileDefinitions ; Copy all tiles data
12
13
       ; Copy tilemap to expected memory
14
      LD HL, tilemap
                                 ; Addreess of tilemap in memory
15
      CALL CopyTileMap40x32
                                ; Copy 40x32 tilemaps
```

We already know Copy8BitPalette routine from Layer 2 chapter, the other two are straightforward LDIR loops:

```
CopyTileDefinitions:
       LD DE, START_OF_TILES
2
       LDIR
3
       RET
4
5
   CopyTileMap40x32:
6
       LD BC, 40*32
                         ; This variant always loads 40x32
7
       JR copyTileMap
8
   CopyTileMap80x32:
10
       LD BC, 80*32
                          ; This variant always loads 80x32
11
12
   CopyTileMap:
13
       LD DE, START_OF_TILEMAP
14
       LDIR
15
       RET
```

You can find fully working example in companion code on GitHub in folder tilemap.

## 3.7.6 Tilemap Registers

### Sprite and Layers System \$15

#### Bit Effect 1 to enable lo-res layer, 0 disable it 6 1 to flip sprite rendering priority, i.e. sprite 0 is on top (0 after reset) 1 to change clipping to "over border" mode (doubling X-axis coordinates of clip window, 0 after reset) 4-2 Layers priority and mixing S L U (Sprites are at top, Layer 2 under, Enhanced ULA at bottom) 001 SUL 010 LUS 011 100 USL 101 ULS Core 3.1.1+: (U|T)S(T|U) (B+L) blending layer and Layer 2 combined Older cores: S(U+L) colours from ULA and L2 added per R/G/B channel Core 3.1.1+: (U|T)S(T|U) (B+L-5) blending layer and Layer 2 combined 111 Older cores: S(U+L-5) similar as 110, but per R/G/B channel (U+L-5) 110 and 111 modes: colours are clamped to [0,7] 1 1 to enable sprites over border (0 after reset) 0 1 to enable sprite visibility (0 after reset)

## Clip Window Tilemap \$1B

### Bit Effect

7-0 Reads and writes clip-window coordinates for Tilemap

4 coordinates need to be set: X1, X2, Y1 and Y2. Tilemap will only be visible within these coordinates. X coordinates are internally doubled for 40x32 or quadrupled for 80x32 mode. Positions are inclusive. Default values are 0, 159, 0, 255. Origin (0,0) is located 32 pixels to the top-left of ULA top-left coordinate.

Which coordinate gets set, is determined by index. As each write to this register will also increment index, the usual flow is to reset the index to 0 in **Clip Window Control \$1C** (page 83), then write all 4 coordinates in succession.

## Clip Window Control \$10

See description under Layer 2, section 3.6.8, page 83.

## Tilemap Offset X MSB \$2F

#### Bit Effect

7-2 Reserved, use 0

1-0 Most significant bit(s) of X offset

In 40x32 mode, meaningful range is 0-319, for 80x32 0-639. Low 8-bits are stored in **Tilemap** Offset X LSB \$30.

## Tilemap Offset X LSB \$30

#### Bit Effect

7-0 X offset for drawing tilemap in pixels

Tilemap X offset in pixels. Meaningful range is 0-319 for 40x32 and 0-639 for 80x32 mode. To write values larger than 255, **Tilemap Offset X MSB** \$2F is used to store MSB.

## Tilemap Offset Y \$31

#### Bit Effect

7-0 Y offset for drawing tilemap in pixels

Y offset is 0-255.

Palette Index \$40

Palette Value \$41

Enhanced ULA Control \$43

Enhanced ULA Palette Extension \$44

See description under Palette, section 3.4.5, pages 63-65.

## Tilemap Transparency Index \$40

## Bit Effect

7-5 Reserved, must be 0

4-0 Index of transparent colour into tilemap palette

The pixel index from tile definitions is compared before palette offset is applied to the upper 4 bits, so there's always one index between 0 and 15 that works as transparent colour.

## **ULA Control \$68**

Bit	Effect
7	1 to disable ULA output (0 after soft reset)
6-5	(Core 3.1.1+) Blending in SLU modes 6 & 7
	00 ULA as blend colour
	01 No blending
	10 ULA/tilemap as blend colour
	11 Tilemap as blend colour
4	(Core 3.1.4+) Cancel entries in 8x5 matrix for extended keys
3	1 to enable ULA+ (0 after soft reset)
2	1 to enable ULA half pixel scroll (0 after soft reset)
1	Reserved, set to 0
0	1 to enable stencil mode when both the ULA and tilemap are enabled.

See Sprite and Layers System \$15 (page 89) for different priorities and mixing of ULA, Layer

## Tilemap Control \$6B

2 and Sprites.

Bit	Effect
7	1 to enable tilemap, 0 disable tilemap
6	1 for 80x32, 0 40x32 mode
5	1 to eliminate attribute byte in tilemap
4	1 for second, 0 for first tilemap palette
3	1 to activate "text mode" <sup>1</sup>
2	Reserved, set to 0
1	1 to activate 512, 0 for 256 tile mode
0	1 to force tilemap on top of ULA

<sup>1</sup>In the text mode, tiles are defined as 1-bit B&W bitmaps, same as original Spectrum UDGs. Each tile only requires 8 bytes. In this mode, the tilemap attribute byte is also interpreted differently: bit 0 is still ULA over Tilemap (or 9th bit of tile data index) but the top 7 bits are extended palette offset (the least significant bit is the value of the pixel itself). In this mode, transparency is checked against **Global Transparency** \$14 (page 82) colour, not against the four-bit tilemap colour index.

## Default Tilemap Attribute \$6C

If single byte tilemap mode is selected (bit 5 of **Tilemap Control \$6B**), this register defines attributes for all tiles.

Bit	Effect
7-4	Palette offset
3	1 to mirror tiles in X direction
2	1 to mirror tiles in Y direction
1	1 rotate tiles 90°clockwise
0	In 512 tile mode, bit 8 of tile index
	1 for ULA over tilemap, 0 for tilemap over ULA

## Tilemap Base Address \$6E

Bit	Effect
7-6	Ignored, set to 0
5-0	Most significant byte of tilemap data offset in bank 5

## Tile Definitions Base Address \$6F

Bit	Effect
7-6	Ignored, set to 0
5-0	Most significant byte of tile definitions offset in bank 5

# 3.8 Sprites

One of the frequently used "my computer is better" arguments from owners and developers of contemporary systems such as Commodore 64 was hardware supported sprites. To be fair, they had a point - poor old Speccy had none. But Next finally rectifies this with a sprite system that far supersedes even later 16-bit era machines such as Amiga. And as we'll see, it's really simple to program too!

Some of the capabilities of Next sprites:

- 128 simultaneous sprites
- 16x16 pixels per sprite
- Magnification of 2x, 4x or 8x horizontally and vertically
- Mirroring and rotation
- Sprite grouping to form larger objects
- 512 colours from 2 256 colour palettes
- Per sprite palette
- Built-in sprite editor

So lots of reasons to get excited! Let's dig in!

# 3.8.1 Editing

Before describing how sprites hardware works, it would be beneficial to know how to draw them. As mentioned, Next comes with a built-in sprite editor. To use it, change to desired folder, then enter .spredit <filename> in BASIC or command line. The editor is quite capable and can even be used with a mouse if you have one attached to your Next (or in the emulator).

Alternatively, if you're developing cross-platform, the most feature-complete application for converting images to sprite data in my experience is Next Graphics<sup>8</sup>. It takes images from your preferred editor and converts them into a format that can be easily consumed by Next hardware. Other options I found are UDGeed-Next<sup>9</sup> or Remy's Sprite, Tile and Palette editor<sup>10</sup>. In contrast to Next Graphics, the latter two are not just exporters but also editors and share very similar feature sets. So try them out and decide for yourself.

## 3.8.2 Patterns

Next sprites have a fixed size of 16x16 pixels. Their display surface is 320x256, overlapping the ULA by 32 pixels on each side. Or in other words, to draw the sprite fully on-screen, we need to position it to (32,32) coordinate. And the last coordinate where the sprite is fully visible at

<sup>8</sup>https://github.com/infromthecold/Next-Graphics

 $<sup>^9</sup>$ http://zxbasic.uk/files/UDGeedNext-current.rar

<sup>10</sup>https://zx.remysharp.com/sprites/

the bottom-right edge is (271,207). This allows sprites to be animated in and out of the visible area. Sprites can be made visible or invisible when over the border as well as rendered on top or below Layer 2 and ULA, all specified by **Sprite and Layers System \$15** (page 89). It's also possible to further restrict sprite visibility within provided clip window using Clip Window **Sprites** \$19 (page 101).

Sprite patterns (or pixel data) are stored in Next FPGA internal 16K memory. As mentioned, sprites are always 16x16 pixels but can be 8-bit or 4-bit.

- 8-bit sprites use full 8-bits to specify colour, so each pixel can be of any of 256 colours from the sprite palette of which one acts as transparent. Hence each sprite occupies 256 bytes of memory and 64 sprites can be stored.
- 4-bit sprites use only 4-bits for colour, so each pixel can only choose from 16 colours, one of which is reserved for transparency. However this allows us to store 2 colours per byte, so these sprites take half the memory of 8-bit ones: 128 bytes each, meaning 128 sprites can be stored in available memory.

#### 3.8.3 Palette

Each sprite can specify its own palette offset. This allows sprites to share image data but use different colours. 4 bits are used for palette offset, therefore the final colour index within the current sprite palette (as defined by Enhanced ULA Control \$43 (page 65)) is determined using the following formula:

8-bit sprites

	7	6	5	4	3	<b>2</b>	1	0
	$P_3$	$P_2$	$P_1$	$P_0$	0	0	0	0
+	$S_7$	$S_6$	$S_5$	$S_4$	$S_3$	$S_2$	$S_1$	$S_0$
=	$C_7$	$C_6$	$C_5$	$C_4$	$C_3$	$C_2$	$C_1$	$C_0$

4-bit sprites

	7	6	5	4	3	2	1	0
	$P_3$	$P_2$	$P_1$	$P_0$	0	0	0	0
+	0	0	0	0	$S_3$	$S_2$	$S_1$	$S_0$
=	$C_7$	$C_6$	$C_5$	$C_4$	$C_3$	$C_2$	$C_1$	$C_0$

If default palette offset and default palette are Palette offset can be thought of as if selecting used, sprite colour index can be interpretted as one of 16 different 16-colour palettes. RGB332 colour.

 $P_n$  is palette offset bit,  $S_n$  sprite colour index bit and  $C_n$  final colour index.

Transparent colour is defined with **Sprites Transparency Index \$4B** (page 104).

# 3.8.4 Combined Sprites

## **Anchor Sprites**

These are "normal" 16x16 pixel sprites, as described in previous sections. They act as standalone sprites.

The reason they are called "anchors" is because multiple sprites can be grouped together to form larger sprites. In such case "anchor" acts as a parent and all its "relative" sprites are tied to it. In order to combine sprites, anchor needs to be defined first, immediately followed by all its relative sprites. The group ends with the next anchor sprite which can either be another standalone sprite, or an anchor for another sprite group. For example, if sprite 5 is setup as an anchor, its relative sprites must be followed at 6, 7, 8... until another sprite that's setup as "anchor".

There are 2 types of relative sprites: composite and unified sprites.

## Composite Relative Sprites

Composite sprites inherit certain attributes from their anchor.

Inherited attributes:

- Visibility
- X
- Y
- Palette offset
- Pattern number
- 4 or 8-bit pattern

**NOT** inherited:

- Rotation
- X & Y mirroring
- X & Y scaling

Relative sprites only have 8-bits for X and Y coordinates (ninth bits are used for other purposes). But as the name suggests, these coordinates are relative to their parent anchor sprite so they are usually positioned close by. When the anchor sprite is moved to a different position on the screen, all its relatives are also moved by the same amount.

Visibility of relative sprites is determined as AND between anchor visibility and relative sprite visibility. This way individual relative sprites can be made invisible independently from their anchor, but if the anchor is invisible, then all its relative sprites will also be invisible.

Relative sprites inherit 4 or 8-bit setup from their anchor. They can't use a different type but can use a different palette offset than its anchor.

It's also possible to tie relative sprite's pattern number to act as an offset on top of its anchor's pattern number and thus easily animate the whole sprite group simply by changing the anchor's pattern number.

## Unified Relative Sprites

Unified relative sprites are an extension of the composite type. Everything described above applies here as well.

The main difference is the hardware will automatically adjust relative sprites X, Y, rotation, mirroring and scaling attributes according to changes in anchor. So relatives will rotate, mirror and scale around the anchor as if it was a single larger sprite.

## 3.8.5 Attributes

Attributes are 4 or 5 bytes that define where and how the sprite is drawn. The data can be set either by selecting sprite index with **Sprite Status/Slot Select** \$303B and then continuously sending bytes to **Sprite Attribute Upload** \$xx57 (details on page 100) which automatically increments sprite index after all data for single sprite is transferred or by calling individual direct access Next registers \$35-\$39 or their auto-increment variants \$75-\$79. See ports and registers section 3.8.7, page 100 for a description of individual bytes:

- Byte 0: Sprite Port-Mirror Attribute 0 \$35 (page 102)
- Byte 1: Sprite Port-Mirror Attribute 1 \$36 (page 102)
- Byte 2: Sprite Port-Mirror Attribute 2 \$37 (page 102)
- Byte 3: Sprite Port-Mirror Attribute 3 \$38 (page 102)
- Byte 4: Sprite Port-Mirror Attribute 4 \$39 (page 103)

# 3.8.6 Examples

Reading about sprites may seem complicated, but in practice, it's quite simple. The following pages include sample code for working with sprites.

To preserve space, only partial code demonstrating relevant parts is included. You can find fully working example in companion code on GitHub in folder sprites. Besides demonstrating anchor and relative sprites, it also includes some very crude animations as a bonus.

## Loading Patterns into FPGA Memory

Before we can use sprites, we need to load their data into FPGA memory. This example introduces a generic routine that uses DMA<sup>11</sup> to copy from given memory to FPGA. Don't worry if it seems like magic - it's implemented as a reusable routine, just copy it to your project. Routine requires 3 parameters:

- HL Source address of sprites to copy from
- BC Number of bytes to copy
- A Starting sprite number to copy to

```
LoadSprites:
      LD (.dmaSource), HL
                            ; Copy sprite sheet address from HL
2
      LD (.dmaLength), BC ; Copy length in bytes from BC
3
      LD BC, $303B
                            ; Prepare port for sprite index
4
                             ; Load index of first sprite
      OUT (C), A
5
      LD HL, .dmaProgram
                           ; Setup source for OTIR
6
      LD B, .dmaProgramLength; Setup length for OTIR
      LD C, $6B
                            ; Setup DMA port
8
      OTIR
                             ; Invoke DMA code
9
      RET
10
   .dmaProgram:
11
      DB %10000011
                             ; WR6 - Disable DMA
                             ; WRO - append length + port A address, A->B
      DB %01111101
13
   .dmaSource:
14
      DW 0
                             ; WRO par 1&2 - port A start address
15
   .dmaLength:
16
      DW 0
                             ; WRO par 3&4 - transfer length
17
                             ; WR1 - A incr., A=memory
      DB %00010100
18
      DB %00101000
                             ; WR2 - B fixed, B=I/O
19
      DB %10101101
                             ; WR4 - continuous, append port B address
20
                             ; WR4 par 1&2 - port B address
      DW $005B
21
      DB %10000010
                            ; WR5 - stop on end of block, CE only
22
                             ; WR6 - load addresses into DMA counters
      DB %11001111
23
      DB %10000111
                             ; WR6 - enable DMA
   .dmaProgramLength = $-.dmaProgram
25
```

See section 3.3, page 43 for details on how to program the zxnDMA.

<sup>&</sup>lt;sup>11</sup>https://wiki.specnext.dev/DMA

#### Loading Sprites

Using loadSprites routine is very simple. This example assumes you've edited sprites with one of the editors and saved them as sprites.spr file in the same folder as the assembler code:

```
LD HL, sprites ; Sprites data source
LD BC, 16*16*5 ; Copy 5 sprites, each 16x16 pixels
LD A, 0 ; Start with first sprite
CALL LoadSprites ; Load sprites to FPGA

sprites:
INCBIN "sprites.spr" ; Sprite sheets file
```

#### **Enabling Sprites**

After sprites are loaded into FPGA memory, we need to enable them:

```
NEXTREG $15, %01000001 ; Sprite 0 on top, SLU, sprites visible
```

#### Displaying a Sprite

Sprites are now loaded into FPGA memory, they are enabled, so we can start displaying them. This example displays the same sprite pattern twice, as two separate sprites:

```
NEXTREG $34, 0
                                 ; First sprite
                                 ; X=100
       NEXTREG $35, 100
2
       NEXTREG $36, 80
                                 ; Y=80
3
       NEXTREG $37, %0000000
                                 ; Palette offset, no mirror, no rotation
       NEXTREG $38, %10000000
                                 ; Visible, no byte 4, pattern 0
5
6
       NEXTREG $34, 1
                                 ; Second sprite
       NEXTREG $35, 86
                                 ; X=86
8
                                 ; Y=80
       NEXTREG $36, 80
9
       NEXTREG $37, %00000000
                                 ; Palette offset, no mirror, no rotation
10
       NEXTREG $38, %10000000
                                 ; Visible, no byte 4, pattern 0
11
```

#### **Displaying Combined Sprites**

Even handling combined sprites is much simpler in practice than in theory! This example combines 4 sprites into a single one using unified relative sprites. Note use of "inc" register \$79 which auto-increments sprite index for next sprite:

```
NEXTREG $34, 2
                                 ; Select third sprite
      NEXTREG $35, 150
                                 ; X=150
2
      NEXTREG $36, 80
                                 ; Y=80
3
      NEXTREG $37, %0000000
                                 ; Palette offset, no mirror, no rotation
      NEXTREG $38, %11000001
                                 ; Visible, use byte 4, pattern 1
5
      NEXTREG $79, %00100000
                                 ; Anchor with unified relatives, no scaling
6
      NEXTREG $35, 16
                                 : X=AnchorX+16
8
      NEXTREG $36, 0
                                 ; Y=AnchorY+0
      NEXTREG $37, %0000000
                                 ; Palette offset, no mirror, no rotation
10
      NEXTREG $38, %11000010
                                 ; Visible, use byte 4, pattern 2
11
      NEXTREG $79, %01000000
                                 ; Relative sprite
12
13
      NEXTREG $35, 0
                                 ; X=AnchorX+0
14
      NEXTREG $36, 16
                                 ; Y=AnchorY+16
15
      NEXTREG $37, %0000000
                                 ; Palette offset, no mirror, no rotation
                                 ; Visible, use byte 4, pattern 3
      NEXTREG $38, %11000011
17
      NEXTREG $79, %01000000
                                 ; Relative sprite
18
19
      NEXTREG $35, 16
                                 ; X=AnchorX+16
20
                                 ; Y=AnchorY+16
      NEXTREG $36, 16
21
      NEXTREG $37, %0000000
                                 ; Palette offset, no mirror, no rotation
22
                                 ; Visible, use byte 4, pattern 4
      NEXTREG $38, %11000100
23
      NEXTREG $79, %01000000
                                 ; Relative sprite
```

Because we use combined sprite, we only need to update the anchor to change all its relatives. And because we set it up as unified relative sprites, even rotation, mirroring and scaling is inherited as if it was a single sprite!

```
NEXTREG $34, 1 ; Select second sprite

NEXTREG $35, 200 ; X=200

NEXTREG $36, 100 ; Y=100

NEXTREG $37, %00001010 ; Palette offset, mirror X, rotate

NEXTREG $38, %11000001 ; Visible, use byte 4, pattern 1

NEXTREG $39, %00101010 ; Anchor with unified relatives, scale X$Y
```

#### 3.8.7 Sprite Ports and Registers

#### Sprite Status/Slot Select \$303B

Write: sets active sprite attribute and pattern slot index used by **Sprite Attribute Upload** \$xx57 and **Sprite Pattern Upload** \$xx5B (see below).

## Bit Effect

- 7 Set to 1 to offset reads and writes by 128 bytes
- 6-0 0-63 for pattern slots and 0-127 for attribute slots

Read: returns sprite status information

#### Bit Effect

#### 7-2 Reserved

- 1 1 if sprite renderer was not able to render all sprites; read will reset to 0
- 0 1 when collision between any 2 sprites occurred; read will reset to 0

#### Sprite Attribute Upload \$xx57

Uploads the attributes for the currently selected sprite slot. Attributes require 4 or 5 bytes. After all bytes are sent, the sprite index slot automatically increments. See the following Next registers that directly set the value for specific bytes:

- Byte 0: Sprite Port-Mirror Attribute 0 \$35 (page 102)
- Byte 1: **Sprite Port-Mirror Attribute 1 \$36** (page 102)
- Byte 2: Sprite Port-Mirror Attribute 2 \$37 (page 102)
- Byte 3: Sprite Port-Mirror Attribute 3 \$38 (page 102)
- Byte 4: Sprite Port-Mirror Attribute 4 \$39 (page 103)

#### Sprite Pattern Upload \$xx5B

Uploads sprite pattern data. 256 bytes are needed for each sprite. For 8-bit sprites, each pattern slot contains a single sprite. For 4-bit sprites, it contains 2 128 byte sprites. After 256 bytes are sent, the target pattern slot is auto-incremented.

#### Bit Effect

7-0 Next byte of pattern data for current sprite

#### Peripheral 4 \$09

#### Bit Effect

- 7 1 to enable AY2 "mono" output (A+B+C is sent to both R and L channels, makes it a bit louder than stereo mode)
- 6 1 to enable AY1 "mono" output, 0 default
- 5 1 to enable AY0 "mono" output (0 after hard reset)
- 4 1 to lockstep **Sprite Port-Mirror Index** \$34 (page 101) and **Sprite Status/Slot Select** \$303B (page 100)
- 3 1 to reset mapram bit in DivMMC
- 2 1 to silence HDMI audio (0 after hard reset) (since core 3.0.5)
- 1-0 Scanlines weight (0 after hard reset)

	$Core \ 3.1.1+$	Older cores
00	Scanlines off	Scalines off
01	Scanlines $50\%$	Scanlines 75%
10	Scanlines $50\%$	Scanlines $25\%$
11	Scanlines 25%	Scanlines 12.5%

#### Sprite and Layers System \$15

See description under Tilemap, section 3.7.6, page 89.

#### Clip Window Sprites \$19

#### Bit Effect

7-0 Reads or writes clip-window coordinates for Sprites

4 coordinates need to be set: X1, X2, Y1 and Y2. Sprites will only be visible within these coordinates. Positions are inclusive. Default values are 0, 255, 0, 191. Origin (0,0) is located 32 pixels to the top-left of ULA top-left coordinate.

Which coordinate gets set, is determined by index. As each write to this register will also increment index, the usual flow is to reset the index to 0 with Clip Window Control \$1C (page 83), then write all 4 coordinates in succession.

When "over border" mode is enabled (bit 1 of **Sprite and Layers System \$15**, page 89), X coordinates are doubled internally.

#### Clip Window Control \$10

See description under Layer 2, section 3.6.8, page 83.

#### Sprite Port-Mirror Index \$34

If sprite id lockstep in **Peripheral 4** \$09 (page 101) is enabled, write to this registers has same effect as writing to **Sprite Status/Slot Select** \$303B (page 100).

#### Bit Effect

- 7 Set to 1 to offset reads and writes by 128 bytes
- 6-0 0-63 for pattern slots and 0-127 for attribute slots

#### Sprite Port-Mirror Attribute 0 \$35

#### Bit Effect

7-0 Low 8 bits of X position

#### Sprite Port-Mirror Attribute 1 \$36

#### Bit Effect

7-0 Low 8 bits of Y position

#### Sprite Port-Mirror Attribute 2 \$37

Bit	Effect
7-4	Palette offset
3	1 to enable X mirroring, 0 to disable
2	1 to enable Y mirroring, 0 to disable
1	1 to rotate sprite 90°clockwise, 0 to disable
0	Anchor sprite: most significant bit of X coordinate
	Relative sprite: 1 to add anchor palette offset, 0 to use independent palette offset

#### Sprite Port-Mirror Attribute 3 \$38

Bit	Effect
7	1 to make sprite visible, 0 to hide it
6	1 to enable optional byte 4, 0 to disable it
5-0	Pattern index 0-63 (7th, MSB for 4-bit sprites is configured with byte 4)

#### Sprite Port-Mirror Attribute 4 \$39

#### For anchor sprites:

#### Bit Effect

- 7-6 H+N6 where H is 4/8-bit data selector and N6 is sub-pattern selector for 4-bit sprites
  - 00 Anchor sprite, 8-bit
  - 10 Anchor sprite, 4-bit using bytes 0-127 of pattern slot
  - 11 Anchor sprite, 4-bit using bytes 128-255 of pattern slot
  - 5 0 if this anchor's relative sprites are composite, 1 for unified sprite
- 4-3 X axis scale factor
  - 00 1x
  - 01 2x
  - 10 4x
  - 11 8x
- 2-1 Y axis scale factor, see above
- O Most significant bit of Y coordinate

For composite relative sprites:

#### Bit Effect

- 7-6 01 needs to be used for relative sprites
  - 5 4-bit mode: N6, 1 to use bytes 0-127, 0 to use bytes 128-255 of pattern slot 8-bit mode: not used, set to 0
- 4-3 X axis scale factor, see below
- 2-1 Y axis scale factor, see below
  - 0 1 to enable relative pattern offset, 0 to use independent pattern index

#### For unified relative sprites

#### Bit Effect

- 7-6 01 needs to be used for relative sprites
- 5 4-bit mode: N6, 1 to use bytes 0-127, 0 to use bytes 128-255 of pattern slot 8-bit mode: not used, set to 0
- 4-1 Set to 0; scaling is defined by anchor sprite
  - 0 1 to enable relative pattern offset, 0 to use independent pattern index

Palette Index \$40

Palette Value \$41

Enhanced ULA Control \$43

Enhanced ULA Palette Extension \$44

See description under Palette, section 3.4.5, pages 63-65.

#### Sprites Transparency Index \$4B

#### Bit Effect

7-0 Sets index of transparent colour inside sprites palette.

For 4-bit sprites, low 4 bits of this register are used.

Sprite Port-Mirror Attribute 0 (With Increment) \$75

Sprite Port-Mirror Attribute 1 (With Increment) \$76

Sprite Port-Mirror Attribute 2 (With Increment) \$77

Sprite Port-Mirror Attribute 3 (With Increment) \$78

Sprite Port-Mirror Attribute 4 (With Increment) \$79

This set of registers work the same as their non-inc counterpart in \$35-\$39; writes byte 0-4 of Sprite attributes for currently selected sprite, except \$7X variants also increment **Sprite Port-Mirror Index** \$34 (page 101) after write. When batch updating multiple sprites, typically the first sprite is selected explicitly, then \$3X registers are used until the last write, which occurs through \$7X register. This way we'll also increment the sprite index for the next iteration.

## 3.9 Copper

Copper stands for "co-processor". If the name sounds familiar, there's a reason - it functions similarly to the Copper from the Commodore Amiga Agnus chip. It allows changing a subset of Next registers at certain scanline positions, which frees the Z80 processor for other tasks.

Copper uses 2K of dedicated write-only memory for its programs. A program consists of a series of instructions. Instructions are 16-bits in size, meaning we can store up to 1024 instructions. Internally, Copper uses a 10-bit program counter (CPC) that by default auto-increments and wraps around from the last to the first instruction. But we can change this behaviour if needed.

Timing for Copper is 14MHz on core 2.0 and 28MHz on core 3.0. If interested, this document describes the timing and many other details for core 2.0 in great detail<sup>12</sup>.

#### 3.9.1 Instructions


There are only two types of instructions ZX Next Copper understands, but each type has a special case, so in total, we can say there are four operations:

Op.	Bit Pattern	Effect	Dur.
WAIT	1НННННН	Wait for raster line $V$ (0-311) and horizontal position $H$ (0-55)	1 cycle
HALT	11111111 11111111	Special case of WAIT; works as "halt"	1 cycle
MOVE	ORRRRRR VVVVVVVV	Write value ${f V}$ to Next register ${f R}$	2 cycles
NOOP	00000000 00000000	Special case of MOVE; works as "no operation"	1 cycle

#### WAIT

High Byte									Low Byte						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	Horizontal (0-55)							Vertical (0-311)							

WAIT blocks Copper program until the current raster line reaches the 9-bit vertical position from bits 8-0. When the line matches, it further waits until the given 6-bit horizontal position is reached.



The raster area addressable by Copper is  $448 \times 312$  pixels. So for the standard  $256 \times 192$  resolution, one horizontal position translates into 8 pixels. The visible portion of the screen is positioned top-left within the raster area like shown in this drawing. This means Copper line 0 corresponds with the top line of the screen, just below the border.

 $<sup>^{12}</sup>$ https://gitlab.com/thesmog358/tbblue/blob/master/docs/extra-hw/copper/COPPER-v0.1c.TXT

#### HALT

	High Byte								Low Byte						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

HALT is a special case of WAIT instruction that tells Copper to wait for the vertical position 511 and horizontal 63. As these are unreachable positions, it will effectively stop all further Copper processing until Next is reset.

However, when mode 11 is used (bits 7-6 of Copper Control High Byte \$62, page 109), Copper will auto-wrap to the first instruction on every vertical blank. This allows us to use HALT to mark the end of the Copper program without having to fill in the remaining bytes with 0. Quite convenient! In fact, I'd imagine this would be the most commonly used mode. If you're used to Copper on Amiga, this is also how it behaved there.

#### **MOVE**

	High Byte									Low Byte							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	Next Register (0-127)								Value (0-255)								

MOVE writes the given 8-bit value to the given Next register. Any register between 1 and 127 (\$7F) can be written to. Register 0 is a special case, see NOOP below.

MOVE can be used for all sorts of neat effects. For example: change Layer 2 offsets to achieve parallax scrolling effect, change palette at specific screen coordinates to achieve sky gradient or simulate above and under-water colours etc.

#### **NOOP**

	High Byte									Low Byte						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

NOOP is a special case of MOVE that effectively does nothing for a period of one horizontal position. It can be used to fine-tune timing, align colour and display changes etc.

#### 3.9.2 Configuration

To load a program, we need to send it, byte by byte, through **Copper Data \$60** or **Copper Data 16-bit Write \$63** registers (page 109). As instructions are 16-bits in size, two writes are required. The difference between the two registers is that \$60 sends bytes immediately while \$63 only after both bytes of an instruction are provided, thus preventing half-written instructions from executing.

Copper is controlled through 16-bit control word accessible through Copper Control High Byte \$62 and Copper Control Low Byte \$61 registers (page 109):

Copper Control High Byte \$62					\$62 (	(page	109)	Coj	pper	Con	trol	Low	Byte	\$61	(page 109)
15	14	13	12	11	10	10 9 8 7 6 5 4 3 2 1 0									
Mo	ode	0	0	0	Index for program upload										

Mode can be one of the following:

- OO Stops the Copper, CPC keeps its current value. This is useful during program upload, to prevent Copper from executing incomplete instructions and programs.
- 01 Resets CPC to 0, then starts Copper. From here on, Copper will start executing the first instruction in the program and continue until CPC reaches 1023, then wrap around back to first. However it will stop if HALT instruction is encountered.
- 10 Starts or resumes Copper from current CPC. Similar to 01, except that CPC is not changed. Instead, Copper resumes execution from current instruction.
- 11 Same as 01, but also auto-resets CPC to 0 on vertical blank. In this mode we can use HALT to mark the end of the program and still repeat it without having to fill-in NOOPs from the last instruction of our program to the end of Copper 2K memory.

The other value we set is the index for program upload. This is 11-bit value (0-2047) specifying the byte offset for write commands with **Copper Data \$60** or **Copper Data 16-bit Write \$63** registers (page 109). In other words: this is the index for the location into which data will be uploaded, not the value of the CPC. We can't change CPC programmatically, apart from resetting it to 0.

## 3.9.3 Example

Enough theory, let's see how it works in practice, Copper program first. It changes palette colour to green at the top of the screen and then to red in the middle:

```
copperList:
   DB $80, 0     ; Wait line 0
   DB $41, %00011100 ; Set palette entry to green
   DB $80, 96     ; Wait line 96
   DB $41, %11100000 ; Set palette entry to red
   DB $FF, $FF     ; HALT
   CopperListSize = $-CopperList
```

In case you may be wondering: we should also ensure we update the correct colour with

**Enhanced ULA Control \$43** (page 65) and **Palette Index \$40** (page 63). But I wanted to keep the program simple for demonstration purposes.

With Copper program in place, we can upload it to Copper memory. We can use DMA or directly upload values through Next registers. The code here demonstrates later, but companion code implements both so you can compare:

```
; Stop Copper and set data upload index to 0
       NEXTREG $61, %0000000
2
       NEXTREG $62, %0000000
3
       ; Copy list into Copper memory
5
                                 ; HL points to start of copper list
      LD HL, CopperList
      LD B, CopperListSize
                                 ; B = size of our Copper list in bytes
   .nextByte:
8
                                 ; Load current byte to A
       LD A, (HL)
9
                                 ; Copy it to Copper memory
       NEXTREG $63, A
10
       INC HL
                                 ; Increment HL to next byte
11
       DJNZ .nextByte
                                 ; Repeat or continue
12
13
       ; Start Copper in mode %11 - reset on every vertical blank
14
       NEXTREG $61, %0000000
15
       NEXTREG $62, %11000000
16
```

Again, this is an overly simplified example. It only works for lists that are less than 256 bytes long.

The next step is... Well, there is no next step - if we enabled Layer 2 and filled it with the colour we're changing in our Copper list, we should see the screen divided into two halves with top in green and bottom red colour.

Not the most impressive display of Copper capabilities, I give you that. You can find a more complex example in companion code on GitHub, folder copper with couple additional points of interest:

- Upload routine that supports programs of arbitrary size (within 1024 instructions limit)
- Example of upload routine using DMA
- Using DMA to fill in Layer 2 banks
- Macros that hopefully make Copper programs easier to read and write
- Usage of Copper Data \$60 (page 109) to dynamically update individual bytes of the program in memory to achieve couple effects

#### 3.9.4 Copper Registers

#### Copper Data \$60

#### Bit Effect

7-0 Data to upload to Copper memory

The data is written to the index specified with **Copper Control Low Byte \$61** and **Copper Control High Byte \$62** registers. After the write, the index is auto-incremented to the next memory position. The index wraps to 0 when the last byte of the program memory is written to position 2047. Since Copper instructions are 16-bits in size, two writes are required to complete each one.

#### Copper Control Low Byte \$61

#### Bit Effect

7-0 Least significant 8 bits of Copper list index

#### Copper Control High Byte \$62

#### Bit Effect

- 7-6 Control mode
  - 00 Stops the Copper, CPC keeps its current value
  - 01 Resets CPC to 0, then starts Copper
  - 10 Starts or resumes Copper from current CPC
  - 11 Same as 01, but also auto-resets CPC to 0 on vertical blank
- 5-3 Reserved, must be 0
- 2-0 Most significant 3 bits of Copper list index

When control mode is identical to current one, it's ignored. This allows change of the upload index without restarting the program.

#### Copper Data 16-bit Write \$63

#### Bit Effect

7-0 Data to upload to Copper memory

Similar to Copper Data \$60 except that writes are only committed to Copper memory after two bytes are written. This prevents half-written instructions to be executed.

The first write to this register is for MSB of the Copper instruction or even instruction address and second write for LSB or odd instruction address.

This page intentionally left empty

## 3.10 Sound

Next inherits the same 3 AY-3-8912 chips setup as used in 128K Spectrums. This allows us to reuse many of the pre-existing applications and routines to play sound effects and music.

### 3.10.1 AY Chip Registers

AY chip has 3 sound channels, called A, B and C. Combined with 3 chips, this allows us to produce 9 channel music. Programming wise, each of the 3 chips needs to be selected first via **Turbo Sound Next Control \$FFFD** (page 113) register. Afterwards, we can set various parameters through **Peripheral 3 \$08** (page 115) and **Peripheral 4 \$09** (page 101) registers.

AY chip is controlled by 14 internal registers. To program them, we first need to select the register with **Turbo Sound Next Control** \$FFFD (page 113) and then write the value with **Sound Chip Register Write** \$BFFD (page 113).

#### 3.10.2 Editing and Players

Several applications can produce sounds or music compatible with the AY chip. For sounds, Shiru's AYFX Player<sup>13</sup> can be used. This program also includes a Z80 native player that can directly load and play sound effects. Alternatively, Remy's AY audio generator website<sup>14</sup> can produce exactly the same results and is fully compatible with AYFX Player.

A different way of playing sounds is to convert the WAV file into 1, 2 or 4-bit per sample sound with the ChibiWave application. Sounds take a bit more memory this way but are much easier to create. You can find the application, as well as tutorial and playback source code on Chibi Akumas website<sup>15</sup>. While there, definitely check other tutorials too - they're all high quality and available as both, written posts and YouTube videos.

For creating music there are also several options. NextDAW<sup>16</sup> is native composer that runs on ZX Spectrum Next itself. Or if you prefer cross-platform, Arkos Tracker<sup>17</sup> or Vortex Tracker<sup>18</sup> should do the job. All include "drivers"; Z80 code you can include in your program that can load and play created music.

<sup>13</sup>https://shiru.untergrund.net/software.shtml#old

<sup>14</sup>https://zx.remysharp.com/audio/

 $<sup>^{15}</sup>$ https://www.chibiakumas.com/z80/platform4.php#LessonP35

<sup>16</sup>https://nextdaw.biasillo.com/

<sup>17</sup>https://www.julien-nevo.com/arkostracker/

<sup>18</sup>https://bulba.untergrund.net/vortex\_e.htm

#### 3.10.3 Examples

Before we can start playing sounds, we need to enable the sound hardware. While this is usually enabled by default, it's nonetheless a good idea to ensure our program will always run under the same conditions.

```
; Setup Turbo Sound chip
LD BC, $FFFD ; Turbo Sound Next Control Register
LD A, %11111101 ; Enable left+right audio, select AY1
OUT (C), A

; Setup mapping of chip channels to stereo channels
NEXTREG $08, %00010010 ; Use ABC, enable internal speaker $turbosound
NEXTREG $09, %11100000 ; Enable mono for AY1-3
```

Programming AY consists of writing various values to its registers. As mentioned, this is a two-step process: first select register number, then write the value. Multiple writes are required for each tone to set period, volume etc. To make it simpler, I created a subroutine. It takes 2 parameters: A for register number (0-13) and D with value to write.

```
WriteDToAYReg:
       ; Select desired register
2
       LD BC, $FFFD
3
       OUT (C), A
4
5
       ; Write given value
6
       LD A, D
7
       LD BC, $BFFD
8
       OUT (C), A
10
       RET
11
```

Companion code on GitHub, folder sound includes expanded code as well as a simple player that plays multiple tones in sequence. For the purposes of this book, I used Remy's AY audio generator website to load one of the example effects, then manually copied raw values into the source code. Laborious process to say the least - this is not how effects should be handled in real life. But I wanted to learn and demonstrate how to program AY chip, not how to use ready-made drivers to play effects or music. Furthermore, my "player" blocks the main loop; ideally, sound effects and music would play on the interrupt handler. This could be a nice homework for the reader - example in section 3.12, page 119 should give you an idea of how to achieve this - happy coding!

## 3.10.4 Sound Ports and Registers

#### Turbo Sound Next Control \$FFFD

When bit 7 is 1:

- 7 1
- 6 1 to enable left audio
- 5 1 to enable right audio
- 4-2 Must be 1
- 1-0 Selects active chip:
  - 00 Unused
  - 01 AY3
  - 10 AY2
  - 11 AY1

When bit 7 is 0:

#### Bit Effect

- 7 0
- 6-0 Selects given AY register number for read or write from active sound chip

#### Sound Chip Register Write \$BFFD

#### Bit Effect

7-0 Writes given value to currently selected register:

#### 0 - Channel A tone, low byte

	7	6	5	4	3	2	1	0			
ĺ	A tone										

#### 2 - Channel B tone, low byte

7	6	5	4	3	2	1	0		
B tone									

#### 4 - Channel C tone, low byte

7	6	5	4	3	2	1	0	
C tone								

#### 1 - Channel A tone, high 4-bits

7	6	5	4	3	2	1	0
0	0	0	0	A tone high			

#### 3 - Channel B tone, high 4-bits

7	6	5	4	3	2	1	0
0	0	0	0	B tone high			

#### 5 - Channel C tone, high 4-bits

7	6	5	4	3	2	1	0
0	0	0	0		C ton	e hig	h

#### 6 - Noise period

7	6	5	4	3	2	1	0
0	0	0		Noi	se Pe	riod	

#### 8 - Channel A volume/envelope

7	6	5	4	3	2	1	0	
0	0	0	0	A Volume				

#### 10 - Channel C volume/envelope

7	6	5	4	3	2	1	0
0	0	0	0	C Volume			

#### 11 - Envelope period fine

7	6	5	4	3	2	1	0		
Envelope bits 7-0									

#### 13 - Envelope shape

7	6	5	4	3	2	1	0
0	0	0	0	C	$A_t$	$A_l$	H

#### H "Hold"

- 1 envelope generator performs 1 cycle then holds the end value
- 0 cycles continuously

#### $A_l$ "Alternate"

If "hold" set

- 1 the value held is initial value
- 0 the value held is the final value

If "hold" not set

- 1 envelope generator alters direction after each cycle
- 0 resets after each cycle

#### $A_t$ "Attack"

- 1 the generator counts up
- 0 the generator counts down

#### C "Continue"

- 1 "hold" is followed
- 0 the envelope generator performs one cycle then drops volume to 0 and stays there, overriding "hold"

#### 7 - Flags

7	6	5	4	3	2	1	0
0	0	С	В	A	С	В	A
0	0		Noise	;		Tone	)

#### 9 - Channel B volume/envelope

7	6	5	4	3	2	1	0
0	0	0	0	B Volume			

**Note:** Registers 8–10 work as volume control if bit 4 is 0, otherwise envelop generator is used (see registers 11–13). In this case bits 3–0 are ignored.

#### 12 - Envelope period coarse

7	6	5	4	3	2	1	0		
Envelope bits 15-8									

#### Peripheral 2 \$06

#### Bit Effect

- 7 1 to enable CPU speed mode key "F8", 0 to disable (1 after soft reset)
- 6 Core 3.1.2+: Divert BEEP-only to internal speaker (0 after hard reset) Pre core 3.1.2: DMA mode, 0 zxnDMA, 1 Z80 DMA (0 after hard reset)
- 5 Core 2.0+: 1 to enable "F3" key (50/60 Hz switch) (1 after soft reset) Pre core 2.0: "Enable Lightpen"
- 4 1 to enable DivMMC automap and DivMMC NMI by DRIVE button (0 after hard reset)
- 3 1 to enable multiface NMI by M1 button (0 after hard reset)
- 2 1 to set primary device to mouse in PS/2 mode, 0 to set to keyboard
- 1-0 Audio chip mode:
  - 00 YM
  - 01 AY
  - 10 Disabled
  - 11 Core 3.0+: Hold all AY in reset

#### Peripheral 3 \$08

#### Bit Effect

- 7 1 unlock / 0 lock port Memory Paging Control \$7FFD (page 41) paging
- 6 1 to disable RAM and I/O port contention (0 after soft reset)
- 5 AY stereo mode (0 = ABC, 1 = ACB) (0 after hard reset)
- 4 Enable internal speaker (1 after hard reset)
- 3 Enable 8-bit DACs (A,B,C,D) (0 after hard reset)
- 2 Enable port \$FF Timex video mode read (0 after hard reset)
- 1 Enable Turbosound (currently selected AY is frozen when disabled) (0 after hard reset)
- O Implement Issue 2 keyboard (port \$FE reads as early ZX boards) (O after hard reset)

#### Peripheral 4 \$09

See description under Sprites, section 3.8.7, page 101.

This page intentionally left empty

## 3.11 Keyboard

Next inherits ZX Spectrum keyboard handling, so all legacy programs will work out of the box. Additionally, it allows reading the status of extended keys.

#### 3.11.1 Legacy Keyboard Status

ZX Spectrum uses 8×5 matrix for reading keyboard status. This means 40 distinct keys can be represented. The keyboard is read from **ULA Control Port Read \$xxFE** (page 118) with particular high bytes. There are 8 possible bytes, each will return the status of 5 associated keys. If a key is pressed, the corresponding bit is set to 0 and vice versa.

Example for checking if P or I is pressed:

```
LD BC, $DFFE
                       ; We want to read keys..... YUIOP
      IN A, (C)
                       ; A holds values in bits... 43210
2
   checkP:
3
                       ; test bit 0 of A (P key)
       BIT O, A
4
       JR NZ checkI
                       ; if bit0=1, P not pressed
5
                       ; P is pressed
   checkI:
      BIT 2, A
                       ; test bit 2 of A (I key)
8
       JR NZ continue ; if bit2=1, I not pressed
9
                       ; I is pressed
10
   continue:
11
```

As mentioned in Ports chapter, section 3.1.3, page 33, we can slightly improve performance if we replace first two lines with:

```
LD A, $DF
1 IN ($FE)
```

Reading the port in first example requires 22 t-states (10+12) vs. 18 (7+11). The difference is small, but it can add up as typically keyboard is read multiple times per frame.

The first program is more understandable at a glance - the port address is given as a whole 16-bit value, as usually provided in the documentation. The second program splits it into 2 8-bit values, so intent may not be immediately apparent. Of course, one learns the patterns with experience, but it nonetheless demonstrates the compromise between readability and speed.

## 3.11.2 Next Extended Keys

Next uses larger 8×7 matrix for keyboard, with 10 additional keys. By default, hardware is translating keys from extra two columns into the existing 8×5 set. But you can turn this off with bit 4 of **ULA Control** \$68 (page 91). Extra keys can be read separately via **Extended Keys 0** \$B0 and **Extended Keys 1** \$B1, details on page 118.

## 3.11.3 Keyboard Ports and Registers

#### ULA Control Port Read \$xxFE

Returns keyboard status when read with certain high byte values:

XX	4	3	2	1	0	
\$7F	В	N	M	Symb	Space	
\$BF	H	J	K	L	Enter	
\$DF	Y	U	I	0	P	
\$EF	6	7	8	9	0	
\$F7	5	4	3	2	1	
\$FB	T	R	E	W	Q	
\$FD	G	F	D	S	Α	
\$FE	V	C	Х	Z	Caps	

Bits are reversed: if a key is pressed, the corresponding bit is 0, if a key is not pressed, bit is 1.

Note: when written to, **ULA Control Port Write \$xxFE** is used to set border colour and audio devices. See ULA Layer, section 3.5.6, page 71 for details.

#### **ULA Control \$68**

See description under Tilemap, section 3.7.6, page 91.

#### Extended Keys 0 \$B0

#### Extended Keys 1 \$B1

_	Bit	Effect	\$B0	\$B1
	7	0 if key pressed, 1 otherwise	;	Delete
	6	0 if key pressed, $1$ otherwise	II	Edit
	5	0 if key pressed, 1 otherwise	,	Break
	4	0 if key pressed, 1 otherwise	•	Inv Video
	3	0 if key pressed, $1$ otherwise	Up	True Video
	2	0 if key pressed, 1 otherwise	Down	Graph
	1	0 if key pressed, $1$ otherwise	Left	Caps Lock
	0	0 if key pressed, $1$ otherwise	Right	Extend

Available since core 3.1.5

## 3.12 Interrupts on Next

Like many other functionalities, Next also inherits interrupts handling from ZX Spectrum. As described in the Z80 chapter, section 2.4, page 19, Interrupt Mode 0 is used for a short period of time after booting up, before ROM activates Mode 1. IM1 remains active unless we explicitly change it. To replace the default IM1 interrupt handler, we can page out ROM or change to Interrupt Mode 2.

Both IM1 and IM2 are triggered by standard Spectrum ULA on every video frame. However timing can be adjusted using **Video Line Interrupt Control \$22** and **Video Line Interrupt Value \$23** registers (page 125). This allows disabling standard ULA interrupt, or add an extra interrupt that occurs on a particular video line.

Interrupts are most frequently used for driving music playback. Though they can also be used for other purposes such as synchronizing game state etc.

## 3.12.1 Interrupt Mode 1

In Interrupt Mode 1, an interrupt handler is expected on address \$0038 in ROM. Default handler updates frame counter system variable, scans the keyboard and updates keyboard state system variables. We can replace it with our routine by paging out ROM.

Let's see how to do this with an example. We will use the interrupt routine to update an 8-bit counter. The example uses sjasmplus directives to establish paging. If you are using a different assembler, you may need to change! First, let's prepare the groundwork - declare the variable and main part of the program:

```
DEVICE ZXSPECTRUMNEXT; this is Next program - important for paging setup!
1
2
       ORG $8000
                             ; set PC to $8000
3
   Start:
4
       DΙ
                             ; disable interrupts while we page out ROM
5
                             ; page out ROM in slot 0 ($000-$1FFF) with page 28
       NEXTREG $50, 28
6
       IM 1
                             ; enable Interrupt Mode 1
       EΤ
                             ; enable interrupts
8
9
   .loop:
10
       JP .loop
                             ; infinite loop
11
       RET
                             ; this is never reached...
13
   counter: DB 0
                             ; counter variable
```

The first directive tells sjasmplus to generate the code for Next. This will become important later on. Then we set the program counter to \$8000; all subsequent instructions and data will be assembled starting at this address.

Next, we are paging out ROM in 8K slot 0 with bank 28. We'll write our interrupt handler subroutine into this bank later on. Afterwards, we enable Interrupt Mode 1. This is optional;

by default, Next will run in this mode already, but being explicit is more future proof. Maybe another program would change to IM2. Note how we disable interrupts during this setup to prevent undesired side effects.

The remaining part is simply an infinite loop to prevent the program from exiting. And finally, we declare our counter variable.

The interrupt subroutine is expected at \$0038. There are several ways to achieve this with sjasmplus. I opted for explicit slot/bank technique so we're in control of the paging:

```
SLOT 6
                         ; activate slot 6
1
      PAGE 28
                         ; load page 28K to active slot
2
      ORG $C038
                         ; set PC to $C038
3
4
  InterruptHandler:
5
      LD HL, counter
6
                         ; load address of counter var
      INC (HL)
                         ; increment it
7
      ΕI
                         ; enable interrupts
      RETI
                         ; return from interrupt
```

This is where the previously mentioned DEVICE directive comes to play - sjasmplus decides slot and bank configuration based on it. ZXSPECTRUMNEXT assumes 8K slot and bank size. Lines 1-3 are the key to ensure our interrupt handler will be present on \$0038:

- SLOT directive tells sjasmplus we want the following section to be loaded into 8K slot 6, addresses \$C000-\$DFFF.
- Next, we specify 8K bank number to load into the selected slot with PAGE directive. Subsequent code will be assembled into this bank. This step is optional; default bank would be used otherwise, 0 in this case (see section 3.2, page 35). Being explicit is more future proof though. I chose bank 28 but feel free to use others. What's important is to use the same bank with NEXTREG instruction when paging out ROM!
- Since we selected slot 6, we also need to set the program counter to the corresponding address we want the code to be assembled into the selected bank that we will page into ROM slot 0 at runtime. Because interrupt handler is expected on \$0038, we need to start at \$C038 (slot 6 starts at \$C000, but this will be loaded into slot 0 at \$0000).

Not that hard, right!? It may take a while to wrap the head around those SLOT, PAGE and ORG directives and addresses, but it's quite straightforward otherwise. While at it: this same technique can be used to load assets into specific banks and then page them in during runtime!


You can find the full source code for this example in companion code, folder im1. Feel free to run it, set breakpoints and see how the counter is being changed.

Note there's one potentially deal-breaking issue with this approach: since we are paging out ROM, we can't use any of its functionality. For example, ROM routines like print text at \$203C. But we can do this with IM2 - read on!

#### 3.12.2 Interrupt Mode 2

Once Interrupt Mode 2 is activated, mode 1 handler at \$0038 isn't called anymore. Instead, when an interrupt occurs, Z80 performs the following steps:

- First, a 16-bit address is formed where the value for the most significant byte is taken from the I register and the value for the least significant byte from the current value of the data bus.
- Two bytes are read from this address (little endian format is assumed low byte first, then high byte); these 2 bytes form another 16-bit address.
- It's this second address that the CPU treats as an interrupt routine and starts executing from.



In other words:

Because the LSB for the vector table address is effectively a random number, we need to allocate 256 bytes in the memory, on 256-byte boundary (meaning any address with low byte \$00 - \$xx00). This gives us a chunk of memory where low byte starts at \$00 up to \$FF, thus covering all possible 8-bit values the data bus can "throw" at us. This chunk, called "vector table", is 256 bytes long and consists of 128 16-bit addresses (vectors), all pointing to the IM2 interrupt handler routine.

We are responsible for assigning the high byte of the vector table address to I register though. Together 16-bit address for vector table lookup looks like this:

15-8	7-0
I register	Data Bus

Phew, a lot of words and concepts to grasp. But it's simpler than it sounds - let's rewrite the IM1 example, but this time with IM2. The main program first:

```
ORG $8000 ; set PC to $8000

Start:

DI ; disable interrupts while we setup interrupts

CALL SetupInterruptVectors

IM 2 ; enable Interrupt Mode 2

EI ; enable interrupts

(the rest is the same as in IM1 example)
```

Almost the same except for the NEXTREG replaced with SetupInterruptVectors subroutine call that initializes vector table:

```
SetupInterruptVectors:
LD DE, InterruptHandler ; prepare pointer to IM2 routine
```

```
LD HL, InterruptVectorTable ; prepare pointer to vector table
3
       LD B, 128
                                     ; we need to fill 128 addresses
4
   .loop:
      LD (HL), E
                                      copy low byte
6
       INC HL
                                      increment vector table pointer
7
       LD (HL), D
                                     ; copy high byte
8
       INC HL
                                      increment vector table pointer
9
       DJNZ .loop
                                    ; repeat until the end of the vector table
10
       LD A, InterruptVectorTable >> 8
       LD I, A
                                    ; I now holds high byte of vector table
12
       RET
13
```

The subroutine fills in all 128 entries of the vector table with the address of our actual interrupt routine. The only remaining piece is the declaration of the vector table itself; I chose .ALIGN 256 directive that fills in bytes until 256-byte boundary is reached:

```
.ALIGN 256 ; section must start on 256-byte boundary $xx00
InterruptVectorTable: ; I register should therefore have value $xx

DEFS 128*2 ; 128 16-bit vectors
```

The interrupt handler itself can reside anywhere in the memory. Code-wise it's the same as for IM1 mode previously.

So there's some more work when using IM2 mode, but it leaves ROM untouched so we can rely on its routines and other functionality. I only demonstrated relevant bits here. You can find a fully working example in companion code, folder im2 (make sure to read the next section!).

#### What About Odd Data Bus Values?

Sharp-eyed readers may be wondering what would happen if the value from the data bus is odd? Given our IM2 example from above, our interrupt handler happens to be on address \$802A. Therefore the vector table would have the following contents:

\$xx00	\$xx01	\$xx02	\$xx03	 \$xxFE	\$xxFF
\$2A	\$80	\$2A	\$80	 \$2A	\$80

If the bus value is even, for example 0, 2, 4 etc, then the address of the interrupt handler would be correctly read as \$802A (remember, Z80 is little-endian). But what if the value is odd, 1, 3, 5 etc? In this case, 16-bit interrupt handler address would be wrong - \$2A80! During my tests, this didn't happen - whether by luck, the data bus always had an even number, or, maybe Z80 reset bit 0 before constructing vector lookup address. But we can't rely on luck!

In fact, Next Dev Wiki<sup>19</sup> recommends that the interrupt handler routine is always placed on an address where high and low bytes are equal. It's best to follow this advice to avoid potential issues. The changes to the code are minimal, so I won't show it here - it could be a nice exercise though! Just a tip - to be extra safe, make vector table 257 bytes long in case the data bus has \$FF. You can find a working example in companion code, folder im2safe.

<sup>&</sup>lt;sup>19</sup>https://wiki.specnext.dev/Interrupts

#### 3.12.3 Hardware Interrupt Mode 2

In addition to regular IM2, Next also supports a "Hardware IM2" mode. This mode works similar to legacy IM2 in that we still need to provide vector tables. But it properly implements the Z80 IM2 scheme with daisy chain priority. So when particular interrupt subroutine is called, we know exactly which device caused it without having to figure it out as needed in legacy IM2. Let's go over the details with an example. First, the initialization:

```
DI
                                    ; disable interrupts
      NEXTREG $CO, (InterruptVectorTable & %11100000) | %00000001
2
      NEXTREG $C4, %10000001
                                   ; enable expansion bus INT and ULA interrupts
3
      NEXTREG $C5, %0000000
                                    ; disable all CTC channel interrupts
      NEXTREG $C6, %0000000
                                   ; disable UART interrupts
      LD A, InterruptVectorTable >> 8
      LD I, A
                                    ; I now holds high byte of vector table
8
9
      IM 2
                                    ; enable HW Interrupt Mode 2
10
      ΕI
                                    ; enable interrupts
```

Line 3 is where hardware IM2 mode is established. The crucial part is **Interrupt Control** \$C0 (page 126) register: firstly, we are supplying the top 3 bits of LSB of the vector table to bits 7-5, and secondly, we enable IM2 mode by setting bit 0.

Lines 4-6 enable or disable specific interrupters with **Interrupt Enable 0** \$C4 (page 126), **Interrupt Enable 1** \$C5 (page 126) and **Interrupt Enable 2** \$C6 (page 127).

Lines 8-12 are the same as with legacy IM2 mode - we assign the LSB of the vector table address to I register. Then we enable IM2 mode and interrupts.

Interrupt vectors table is quite a bit different (in a good way though):

```
.ALIGN 32
1
   InterruptVectorTable:
2
       DW InterruptHandler
                                 ; 0 = line interrupt (highest priority)
       DW InterruptHandler
                                 ; 1 = UARTO Rx
      DW InterruptHandler
                                 ; 2 = UART1 Rx
       DW InterruptHandler
                                 ; 3 = CTC channel 0
6
       DW InterruptHandler
                                 ; 4 = CTC channel 1
       DW InterruptHandler
                                 ; 5 = CTC channel 2
8
      DW InterruptHandler
                                 ; 6 = CTC channel 3
      DW InterruptHandler
                                 ; 7 = CTC channel 4
10
      DW InterruptHandler
                                 : 8 = CTC channel 5
11
      DW InterruptHandler
                                 ; 9 = CTC channel 6
12
       DW InterruptHandler
                                 ; 10 = CTC channel 7
13
      DW InterruptHandlerULA
                                ; 11 = ULA
14
      DW InterruptHandler
                                 ; 12 = UARTO Tx
15
      DW InterruptHandler
                                 ; 13 = UART1 Tx (lowest priority)
16
      DW InterruptHandler
17
       DW InterruptHandler
18
```

As you can see, each interrupter gets its own vector. In the above example, all except ULA are pointing to the same interrupt routine. Since there are only a handful, we can use a much clearer declaration with DW <routine address>. This way we don't need any initialization code that would fill in the routine address as we used with legacy IM2 mode.

The thing to note: .ALIGN 32 is used to ensure the interrupt table is placed on a 32-byte boundary; the least significant 5 bits of the address must be 0 ( $2^5 = 32 = \%100000$ ). This is important due to how hardware IM2 vector table lookup address is formed during interrupt:

High Byte											Low	Byte			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I register: MSB						\$CO	: LS	B 7-5	I	nterr	upt s	specif	ic		

As with legacy IM2 mode, the most significant byte of the vector table address is assigned to I register. But the least significant byte is not random. We provide the top 3 bits through Interrupt Control \$CO (page 126) Next register, the rest are filled in based on interrupt type:

- O Line interrupt (highest priority)
- 1 UARTO Rx
- 2 UART1 Rx
- 3-10 CTC Channels 0-7
  - 11 ULA
  - 12 UARTO Tx
- 13 UART1 Tx (lowest priority)

Interrupt routines can reside anywhere in the memory.

You can find fully working example in companion code, folder im2hw.

With hardware IM2 mode it's possible to interrupt DMA operations. The choice of interrupters that can interrupt DMA is made with **DMA Interrupt Enable 0** \$CC (page 128), **DMA Interrupt Enable 1** \$CD (page 128) and **DMA Interrupt Enable 2** \$CE (page 129) registers. Here's what Alvin Albrecht wrote about this possibility on Next Discord server:

In this mode, it is also possible to program interrupters to interrupt DMA operations. Interrupting a DMA operation comes with a new caveat since the Z80 cannot see an interrupt until the end of an instruction. So if the DMA gives up the bus temporarily for an interrupt, then the Z80 will execute one instruction in the main program until the interrupt is seen. The interrups subroutine will execute and RETI will return control to the DMA. Anyway there is another rabbit hole here.

For details and more, see this discussion on Discord<sup>20</sup>, highly recommended!

Very special thanks to the folks from Next Discord server: Alvin Albrecht for mentioning<sup>21</sup> hardware IM2 mode and @varmfskii whos discussion<sup>22</sup> and sample code was the basis for my exploration into this mode!

<sup>&</sup>lt;sup>20</sup>https://discord.com/channels/556228195767156758/692885312296190102/894284968614854749

<sup>&</sup>lt;sup>21</sup>https://discord.com/channels/556228195767156758/692885312296190102/865955247552462848

#### 3.12.4 Interrupt Registers

#### Video Line Interrupt Control \$22

#### Bit Effect

- 7 Read: INT signal (even when Z80N has interrupts disabled) (1 = interrupt is requested) Write: Reserved, must be 0
- 6-3 Reserved, must be 0
- 2 1 disables original ULA interrupt (0 after reset)
- 1 1 enables Line Interrupt (0 after reset)
- 0 MSB of interrupt line value (0 after reset)

Line value starts with 0 for the first line of pixels. But the line-interrupt happens already when the previous line's pixel area is finished (i.e. the raster-line counter still reads "previous line" and not the one programmed for interrupt). The  $\overline{\text{INT}}$  signal is raised while display beam horizontal position is between 256-319 standard pixels, precise timing of interrupt handler execution then depends on how-quickly/if the Z80 will process the  $\overline{\text{INT}}$  signal.

#### Video Line Interrupt Value \$23

#### Bit Effect

7-0 LSB of interrupt line value (0 after reset)

On core 3.1.5+ line numbering can be offset by Vertical Video Line Offset \$64.

#### Vertical Video Line Offset \$64

#### Bit Effect

7-0 Vertical line offset value 0-255 added to Copper, Video Line Interrupt and Active Video Line readings.

Core 3.1.5+ only.

Normally the ULA's pixel row 0 aligns with vertical line count 0. With a non-zero offset, the ULA's pixel row 0 will align with the vertical line offset. For example, if the offset is 32 then video line 32 will correspond to the first pixel row in the ULA and video line 0 will align with the first pixel row of the Tilemap and Sprites (in the top border area).

Since a change in offset takes effect when the ULA reaches row 0, the change can take up to one frame to occur.

#### Interrupt Control \$C0

Bit	Effect
7-5	Programmable portion of IM2 vector
4	Reserved, must be 0
3	1 enables, 0 disabled stackless NMI response
2-1	Reserved, must be 0
0	Maskable interrupt mode: 1 IM2, 0 pulse

If bit 3 is set, the return address pushed during an NMI acknowledge cycle will be written to **NMI Return Address LSB \$C2** and **NMI Return Address MSB \$C3** instead of the memory (the stack pointer will be decremented). The first RETN after the NMI acknowledge will then take its return address from the registers instead of memory (the stack pointer will be incremented). If bit 3 is 0, and in other circumstances (if there is no NMI first), RETN functions normally.

#### NMI Return Address LSB \$C2

#### NMI Return Address MSB \$C3

-	T 00
Bit	Effect

7-0 LSB or MSB of the return address written during an NMI acknowledge cycle

#### Interrupt Enable 0 \$C4

7 Expansion bus INT (1 after reset)	
6-2 Reserved, must be 0	
1 1 enables, 0 disables line interrupt (0 after reset)	
0 1 enables, 0 disabled ULA interrupt (1 after reset)	

#### Interrupt Enable 1 \$C5

Bit	Effect
7	1 enables, 0 disables CTC channel 7 interrupt
6	1 enables, 0 disables CTC channel 6 interrupt
5	1 enables, 0 disables CTC channel 5 interrupt
4	1 enables, 0 disables CTC channel 4 interrupt
3	1 enables, 0 disables CTC channel 3 interrupt
2	1 enables, 0 disables CTC channel 2 interrupt
1	1 enables, 0 disables CTC channel 1 interrupt
0	1 enables, 0 disables CTC channel 0 interrupt

All bits 0 after reset.

#### Interrupt Enable 2 \$C6

## Bit Effect 7 Reserved, must be 0

- 6 UART1 Tx empty
- 5 UART1 Rx half full
- 4 UART1 Rx available
- 3 Reserved, must be 0
- 2 UARTO Tx empty
- 1 UARTO Rx half full
- 0 UARTO Rx available

All bits 0 after reset. Rx half full overrides Rx available.

#### Interrupt Status 0 \$C8

#### Bit Effect

- 7-2 Reserved, must be 0
  - 1 Line interrupt
  - 0 ULA interrupt

Read indicates whether the given interrupt was generated in the past. Write with 1 clears given bit unless in IM2 mode (bit 0 set on **Interrupt Control** \$CO (page 126)) with interrupts enabled.

#### Interrupt Status 1 \$C9

#### Effect Bit CTC channel 7 interrupt CTC channel 6 interrupt 6 5 CTC channel 5 interrupt 4 CTC channel 4 interrupt 3 CTC channel 3 interrupt 2 CTC channel 2 interrupt 1 CTC channel 1 interrupt CTC channel 0 interrupt

Read indicates whether the given interrupt was generated in the past. Write with 1 clears given bit unless in IM2 mode (bit 0 set on **Interrupt Control \$CO**, page 126) with interrupts enabled.

#### Interrupt Status 2 \$CA

#### Bit Effect 7 Reserved, must be 0 6 UART1 Tx empty interrupt 5 UART1 Rx half full interrupt 4 UART1 Rx available interrupt Reserved, must be 0 3 2 UART0 Tx empty interrupt UARTO Rx half full interrupt 1 0 UARTO Rx available interrupt

Read indicates whether the given interrupt was generated in the past. Write with 1 clears given bit unless in IM2 mode (bit 0 set on Interrupt Control \$CO, page 126) with interrupts enabled.

#### DMA Interrupt Enable 0 \$CC

Bit	Effect
7-2	Reserved, must be 0
1	1 allows, 0 prevents line interrupt from interrupting DMA
0	1 allows, 0 prevents ULA interrupt from interrupting DMA

#### DMA Interrupt Enable 1 \$CD

Bit	Effect
7	1 allows, 0 prevents CTC channel 7 interrupt from interrupting DMA
6	1 allows, 0 prevents CTC channel 6 interrupt from interrupting DMA
5	1 allows, 0 prevents CTC channel 5 interrupt from interrupting DMA
4	1 allows, 0 prevents CTC channel 4 interrupt from interrupting DMA
3	1 allows, 0 prevents CTC channel 3 interrupt from interrupting DMA
2	1 allows, 0 prevents CTC channel 2 interrupt from interrupting DMA
1	1 allows, 0 prevents CTC channel 1 interrupt from interrupting DMA
0	1 allows, 0 prevents CTC channel 0 interrupt from interrupting DMA

#### DMA Interrupt Enable 2 \$CE

#### Bit Effect 7 Reserved, must be 0 6 1 allows, 0 prevents UART1 Tx empty from interrupting DMA 5 1 allows, 0 prevents UART1 Rx half full from interrupting DMA 4 1 allows, 0 prevents UART1 Rx available from interrupting DMA Reserved, must be 0 3 2 1 allows, 0 prevents UART0 Tx empty from interrupting DMA 1 1 allows, 0 prevents UARTO Rx half full from interrupting DMA 0 1 allows, 0 prevents UARTO Rx available from interrupting DMA

This page intentionally left empty

# Chapter 4

## Instructions at a Glance

4.1	8-Bit Arithmetic and Logical
4.2	16-Bit Arithmetic
4.3	8-Bit Load
4.4	General-Purpose Arithmetic and CPU Control
4.5	16-Bit Load
4.6	Stack
4.7	Exchange
4.8	Bit Set, Reset and Test
4.9	Rotate and Shift
4.10	Jump
4.11	Call and Return
4.12	Block Transfer, Search
4.13	Input
4.14	Output
4.15	ZX Spectrum Next Extended 145

This chapter presents all instructions at a glance for quick info and to easily compare them when choosing the most optimal combination for the task at hand. Instructions are grouped into logical sections based on the area they operate on.

#### Instruction Execution

- B Number of bytes instruction uses in RAM
- Mc Number of machine cycles instruction takes to complete
- Ts Number of clock periods instruction requires to complete

Flags (copied from section 2.1.5, page 11 as convenience)

- SF Sign Set if 2-complement value is negative.
- ZF Zero Set if the result is zero.
- HY Half-Carry The half-carry of an addition/subtraction (from bit 3 to 4)\*.
- PV Parity/Overflow This flag can either be the parity of the result (PF), or 2-complement signed overflow (VF).
- NF Add/Subtract Indicates the last operation was an addition (0) or a subtraction (1)\*.
- CF Carry Set if there was a carry from the most significant bit.

#### Effects

- 0/1 Flag is set to 0 or 1
- ↑ Flag is modified according to operation
- Flag is not affected
- ? Effect on flag is unpredictable
- VF P/V flag is used as overflow
- PF P/V flag is used as parity
- Special case, see description under the table or in chapter 5, page 147

#### Notes

YF and XF flags are not represented; they're irrelevant from the programmer point of view.

I used 4 sources for comparing effects: Z80 undocumented<sup>1</sup>, Programming the Z80 third edition<sup>2</sup>, Zilog Z80 manual<sup>3</sup> and Next Dev Wiki<sup>4</sup>. Where different and I couldn't verify, I opted for variant that matches most sources with slightly greater precedence for Next Dev Wiki side.

<sup>\*</sup> Primarily used for BCD operations.

<sup>1</sup>http://www.myquest.nl/z80undocumented/

<sup>&</sup>lt;sup>2</sup>http://www.z80.info/zaks.html

<sup>3</sup>https://www.zilog.com/docs/z80/um0080.pdf

<sup>&</sup>lt;sup>4</sup>https://wiki.specnext.dev/Extended\_Z80\_instruction\_set

#### 8-Bit Arithmetic and Logical 4.1

	Symbolic	Flags						Opcode
Mnemonic	Operation	SF	ZF	HF	PV	NF	CF	76 543 210 Hex B Mc Ts Comments
ADD A,r	A←A+r	<b>1</b>	<b>\$</b>	\$	VF	0	<b>1</b>	10 $\boxed{000}$ kr4 1 <sub>B</sub> 1 4 $\underline{r}$ kr4 $\underline{R}$ $\underline{R}$
ADD A,p	A←A+p	<b>1</b>	\$	<b>1</b>	VF	0	1	11 011 101 DD 2B 2 8 C 001 10 000 ⊬p→ D 010
ADD A,q	A←A+q	<b>\$</b>	<b>\</b>	1	VF	0	<b>1</b>	11 111 101 FD 2 <sub>B</sub> 2 8 H 100 10 000 ⊢q→ L 101
ADD A,n	$A \leftarrow A + n$	<b>1</b>	<b>‡</b>	1	VF	0	\$	11 000 110 C6 2 <sub>B</sub> 2 7
ADD A,(HL)	A←A+(HL)	<b>‡</b>	<b>1</b>	<b>1</b>	VF	0	<b>1</b>	10 000 110 86 1 <sub>B</sub> 2 7
ADD A,(IX+d)	A←A+(IX+d)	\$	<b>\</b>	<b>1</b>	VF	0	<b>1</b>	11 011 101 DD 3 <sub>B</sub> 5 19
ADD A,(IY+d)	A←A+(IY+d)	<b>\$</b>	<b>\$</b>	<b>1</b>	VF	0	\$	11 111 101 FD 3B 5 19 $IX_h$ 100 10 $\overline{000}$ 110 86 $IX_1$ 101 $A$ 111
ADC A, $s^2$	A←A+s+CF	<b>1</b>	<b>1</b>	<b>1</b>	VF	0	<b>1</b>	001
$SUB s^2$	A←A-s	<b>1</b>	<b>1</b>	<b>1</b>	VF	1	<b>1</b>	$ \begin{array}{ccc}     & \underline{q} & \underline{+q} \\     & \underline{B} & \underline{000} \end{array} $
SBC A,s <sup>2</sup>	A←A-s-CF	<b>1</b>	<b>1</b>	<b>1</b>	VF	1	<b>1</b>	011 C 001 D 010
AND $s^2$	$A \leftarrow A \wedge s$	<b>1</b>	<b>1</b>	1	PF	0	0	100 E 011
${\tt XOR}~{\tt s}^2$	$A \leftarrow A \vee s$	<b>1</b>	<b>1</b>	0	PF	0	0	[101] IY <sub>h</sub> 100
$OR s^2$	$A \leftarrow A \lor s$	<b>1</b>	<b>1</b>	0	PF	0	0	110
CP s <sup>1,2</sup>	A-s	<b>1</b>	<b>‡</b>	<b>1</b>	VF	1	<b>1</b>	[111]
INC r	r←r+1	<b>1</b>	<b>1</b>	<b>1</b>	$\mathtt{VF}^4$	0	-	00 kr√ 100 1 <sub>B</sub> 1 4
INC p	p←p+1	<b>‡</b>	\$	1	$VF^4$	0	-	11 011 101 DD 2 <sub>B</sub> 2 8 00 ⊬p→ 100
INC q	q←q+1	<b>\$</b>	<b>‡</b>	1	${\tt VF}^4$	0	-	11 111 101 FD 2 <sub>B</sub> 2 8 <sub>B</sub> 00 ⊬q→ 100
INC (HL)	$(HL) \leftarrow (HL) + 1$	<b>1</b>	<b>1</b>	<b>1</b>	${\tt VF^4}$	0	-	00 110 <u>100</u> 34 1 <sub>B</sub> 3 11
INC (IX+d)	$(IX+d)\leftarrow(IX+d)+1$	\$	<b>\$</b>	1	VF <sup>4</sup>	0	-	11 011 101 DD 3 <sub>B</sub> 6 23 00 110 100 34  d>
INC (IY+d)	(IY+d)←(IY+d)+1	<b>\$</b>	<b>\$</b>	<b>1</b>	VF <sup>4</sup>	0	-	11 111 101 FD 3 <sub>B</sub> 6 23 00 110 100 34  d
DEC m <sup>3</sup>	m←m-1	<b>‡</b>	<b>‡</b>	<b>‡</b>	${\tt VF}^{\tt 5}$	1	_	[101]

YF and XF flags are copied from the operand s, not the result A-s Notes:

<sup>&</sup>lt;sup>2</sup>s is any of r, p, q, n, (HL), (IX+d), (IY+d) as shown for ADD. Replace 000 in the ADD set above. Ts also the same <sup>3</sup>m is any of r, p, q, n, (HL), (IX+d), (IY+d) as shown for INC. Replace 100 with 101 in opcode. Ts also the same <sup>4</sup>PV set if value was \$7F before incrementing

 $<sup>^5\</sup>mathrm{PV}$  set if value was \$80 before decrementing

#### 4.2 16-Bit Arithmetic

	Symbolic		Flags	Opcode	
Mnemonic	Operation	SF ZF	HF PV NF C	F 76 543 210 Hex B	Mc Ts Comment
ADC HL,rr	HL←HL+rr+CF	<sup>1</sup> <sup>1</sup>	↑ <sup>2</sup> VF <sup>1</sup> O ↑	11 101 101 ED 2 <sub>B</sub> 01 <u>rr</u> 1 010	4 15 <u>rr rr</u> BC 00 DE 01
SBC HL,rr	HL←HL-rr-CF	$\uparrow^1$ $\uparrow^1$	↑ <sup>2</sup> VF <sup>1</sup> 1 ↑	11 101 101 ED 2 <sub>B</sub> 01 <u>rr</u> 0 010	4 15 HL 10 SP 11
ADD HL,rr	HL←HL+rr		↑ <sup>2</sup> - 0 ↑	<sup>1</sup> 00 <u>rr</u> 1 001 1в	3 11
ADD IX,pp	IX←IX+pp		↑ <sup>2</sup> - 0 ↑	11 011 101 DD 2 <sub>B</sub> 00 <u>pp</u> 1 001	4 15 <u>PP PP</u> BC 00 DE 01
ADD IY,qq	IY <b>←</b> IY+qq		↑ <sup>2</sup> - 0 ↑	<sup>1</sup> 11 111 101 FD 2 <sub>B</sub> 00 <u>qq</u> 1 001	4 15 IX 10 SP 11
INC rr	rr←rr+1			- 00 <u>rr</u> 0 011 1в	1 6
INC IX	IX←IX+1			- 11 011 101 DD 2 <sub>B</sub> 00 100 011 23	2 10 <u>qq qq</u> BC 00 DE 01
INC IY	IY←IY+1			- 11 111 101 FD 2 <sub>B</sub> 00 100 011 23	2 10 IY 10 SP 11
DEC rr	rr←rr-1			- 00 <u>rr</u> 1 011 1в	1 6
DEC IX	IX←IX-1			11 011 101 DD 2 <sub>B</sub> 00 101 011 2B	2 10
DEC IY	IY←IY-1			11 111 101 FD 2 <sub>B</sub> 00 101 011 2B	2 10

 $<sup>^{1}</sup>$ Flag is set by carry from bit 15  $^{2}$ Flag is set by carry from bit 11 (half carry in high byte)

# 4.3 8-Bit Load

	Symbolic			lags			Opcode
Mnemonic	Operation	SF ZI	HF	PV	NF	CF	76 543 210 Hex B Mc Ts Comment
LD r,r'	r←r'		-	-	-	-	01 kr*kr*k 1B 1 4 r kr*kr*kr*kr*kr*k
LD p,p'	p←p'		-	-	-	-	11 011 101 DD 2B 2 8 B 000 01 kp+ kp'+ C 001
LD q,q'	q←q'		-	-	-	-	11 111 101 FD 2B 2 8 E 011 01 kq+l kq'+ H 100
LD r,n	r←n		-	-	-	-	00 kr → 110 2B 2 7 A 111 kn>
LD p,n	p←n		-	-	-	-	11 011 101 DD 3 <sub>B</sub> 3 11  p
LD q,n	q←n		-	-	-	-	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
LD r,(HL)	r←(HL)		-	-	-	-	01 ⊬r+ 110 1 <sub>B</sub> 2 7 A 111
LD r,(IX+d)	r←(IX+d)		-	-	-	-	11 011 101 DD 3 <sub>B</sub> 5 19 q kq⅓ 01 kr⅓ 110 q² kq⅓ k d⅓ c 001
LD r,(IY+d)	r←(IY+d)		-	-	-	-	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
LD (HL),r	(HL)←r		_	-	_	_	01 110 ⊬r→ 1 <sub>B</sub> 2 7
LD (IX+d),r	(IX+d)←r		-	-	-	-	11 011 101 DD 3 <sub>B</sub> 5 19 01 110 ⊬r⊣   <d < td=""></d <>
LD (IY+d),r	(IY+d)←r		-	-	-	-	11 111 101 FD 3 <sub>B</sub> 5 19 01 110 ⊬r+   d
LD (HL),n	(HL)←n		-	-	-	-	00 110 110 36 2 <sub>B</sub> 3 10   n>
LD (IX+d),n	$(IX+d)\leftarrow n$		-	-	-	-	11 011 101 DD 4 <sub>B</sub> 5 19 00 110 110 36  d   n
LD (IY+d),n	$(IY+d) \leftarrow n$		-	-	-	-	11 111 101 FD 4 <sub>B</sub> 5 19 00 110 110 36  d>   n>
LD A,(BC)	A←(BC)		_	_	_	_	00 001 010 0A 1 <sub>B</sub> 2 7
LD A,(DE)	A←(DE)		_	_	_	_	00 011 01 1A 1в 2 7
LD A, (nm)	A←(nm)		-	-	-	-	00 111 010 3A 3B 4 13  ≺m>   ≺n>

(continued on next page)

	Symbolic		Flag	gs	Opcode	
Mnemonic	Operation	SF ZF	HF P	V NF CF	76 543 210 Hex B	Mc Ts Comment
LD (BC),A	(BC)←A				00 000 010 02 1 <sub>B</sub>	2 7
LD (DE),A	(DE)←A				00 010 010 12 1 <sub>B</sub>	2 7
LD (nm),A	$(nm) \leftarrow A$				00 110 010 32 3 <sub>B</sub>  m	4 13
LD A,I	A←I	<b>1 1</b>	O IF	FF2 0 -	11 101 101 ED 2 <sub>B</sub> 01 010 111 57	2 9
LD A,R	$A \leftarrow R$	<b>1 1</b>	O IF	FF2 0 -	11 101 101 ED 2 <sub>B</sub> 01 011 111 5F	2 9
LD I,A	I←A				11 101 101 ED 2 <sub>B</sub> 01 000 111 47	2 9
LD R,A	R←A				11 101 101 ED 2 <sub>B</sub> 01 001 111 4F	2 9

# General-Purpose Arithmetic and CPU Control

	Symbolic			F	lags			Opc	ode					<u> </u>
Mnemonic	Operation	SF	ZF	HF	PV	NF	$\operatorname{CF}$	76 543	3 210	Hex	В	Mc	Ts	Comments
DAA		<b>1</b>	<b>1</b>	<b>‡</b>	PF	-	<b>\</b>	00 10	111	27	1в	1	4	
CPL	$A \longleftarrow \overline{A}$	-	-	1	-	1	-	00 10	1 111	2F	1в	1	4	
NEG	A←−A	\$	<b>1</b>	<b>1</b>	PF	1	<b>1</b>	11 10: 01 000			2в	2	8	
CCF <sup>1</sup>	$\mathtt{CF} \longleftarrow \overline{\mathtt{CF}}$	-	_	•2	-	0	<b>\</b>	00 11	1 111	3F	<b>1</b> B	1	4	
SCF <sup>1</sup>	CF←1	-	_	0	-	0	1	00 110	111	37	<b>1</b> B	1	4	
NOP		-	_	-	-	-	-	00 00	000	00	<b>1</b> B	1	4	
HALT		_	_	_	-	-	_	01 110	110	76	1в	1	4	
DI <sup>3</sup>	IFF1←0 IFF2←0	-	-	-	-	-	-	11 110	011	F3	1в	1	4	
EI <sup>3</sup>	IFF1←1 IFF2←1	-	-	-	-	-	_	11 11:	1 011	FB	1в	1	4	
IM O <sup>4</sup>		-	-	-	-	-	-	11 10: 01 000			2в	2	8	
IM 1 <sup>4</sup>		-	-	-	-	-	-	11 10: 01 010		ED 56	2в	2	8	
IM 2 <sup>4</sup>		-	-	-	-	-	-	11 10: 01 01:			2в	2	8	

 $<sup>^1\</sup>mathrm{YF}$  and XF are copied from register A  $^2\mathrm{Documentation}$  says original value of CF is copied to HF, but my tests show that **HF** remains unchanged

<sup>&</sup>lt;sup>3</sup>No interrupts are accepted directly after EI or DI

<sup>&</sup>lt;sup>4</sup>This instruction has other undocumented opcodes

# 4.5 16-Bit Load

3.5	Symbolic	OD G	Flags		Opcode	) ( m	
Mnemonic	Operation	SF ZI	HF P	V NF CF	76 543 210 Hex B	Mc Ts	Comments
LD rr,nm	rr←nm				00 <u>rr</u> 0 001 3 <sub>B</sub>  m   n	3 10	PC 00 DE 01 HL 10
LD IX,nm	IX←nm				11 011 101 DD 4B 00 100 001 21  m	4 14	SP 11
LD IY,nm	IX←nm				11 111 101 FD 4 <sub>B</sub> 00 100 001 21  m   n	4 14	
LD HL,(nm)	H←(nm+1) L←(nm)				00 101 010 2A 3B  m   n	5 16	
LD rr,(nm)	$rr_h \leftarrow (nm+1)$ $rr_1 \leftarrow (nm)$				11 101 101 ED 4B 01 <u>rr</u> 1 011  m   m	6 20	
LD IX,(nm)	$IX_{h} \leftarrow (nm+1)$ $IX_{1} \leftarrow (nm)$				11 011 101 DD 4 <sub>B</sub> 00 101 010 2A  m   n	6 20	
LD IY,(nm)	$IY_h \leftarrow (nm+1)$ $IY_1 \leftarrow (nn)$				11 111 101 FD 4 <sub>B</sub> 00 101 010 2A  n   n	6 20	
LD (nm),HL	$(nn+1) \leftarrow H$ $(nm) \leftarrow L$				00 100 010 22 3 <sub>B</sub>  m   n	5 16	
LD (nm),rr	$(nm+1) \leftarrow rr_h$ $(nm) \leftarrow rr_1$				11 101 101 ED 4 <sub>B</sub> 01 <u>rr</u> 0 011   m    n	6 20	
LD (nm),IX	$(nm+1) \leftarrow IX_h$ $(nm) \leftarrow IX_1$				11 011 101 DD 4 <sub>B</sub> 00 100 010 22  m   n	6 20	
LD (nm),IY	$(nm+1) \leftarrow IY_h$ $(nm) \leftarrow IY_1$				11 111 101 FD 4 <sub>B</sub> 00 100 010 22   m   n	6 20	
LD SP,HL	SP←HL				11 111 001 F9 1 <sub>B</sub>	1 6	
LD SP,IX	SP←IX				11 011 101 DD 2 <sub>B</sub> 11 111 001 F9	2 10	
LD SP,IY	SP←IY				11 111 101 FD 2 <sub>B</sub> 11 111 001 F9	2 10	

# 4.6 Stack

	Symbolic			$\mathbf{F}$	lags			Opc	ode					
Mnemonic	Operation	SF	ZF			NF	$\operatorname{CF}$	76 543	3 210	Hex	В	Mc	$\operatorname{Ts}$	Comments
POP pp	pph←(SP+1) pp1←(SP) SP←SP+2	-	-	-	-	-	-	11 <u>pp</u> (	001		<b>1</b> B	3	10	PP PP BC 00 DE 01 HL 10
POP AF	A←(SP+1) F←(SP) SP←SP+2	<b>↑</b> ¹	<b>1</b>	<b>↑</b> ¹	<b>↑</b> ¹	<b>↑</b> ¹	<b>↑</b> ¹	11 110	001	F1	1в	3	10	
POP IX	$IX_h \leftarrow (SP+1)$ $IX_1 \leftarrow (SP)$ $SP \leftarrow SP+2$	-	-	-	-	-	-	11 01: 11 100			2в	4	14	
POP IY	$IY_h \leftarrow (SP+1)$ $IY_1 \leftarrow (SP)$ $SP \leftarrow SP+2$	-	-	-	-	-	-	11 11: 11 100			2в	4	14	
PUSH rr	$(SP-2) \leftarrow rr_1$ $(SP-1) \leftarrow rr_h$ $SP \leftarrow SP-2$	-	-	_	-	-	-	11 <u>rr</u> (	101		1в	3	11	rr rr BC 00 DE 01 HL 10
PUSH IX	$(SP-2) \leftarrow IX_1$ $(SP-1) \leftarrow IX_h$ $SP \leftarrow SP-2$	-	-	-	-	-	-	11 01: 11 100			2в	4	15	AF 11
PUSH IY	$(SP-2) \leftarrow IY_1$ $(SP-1) \leftarrow IY_h$ $SP \leftarrow SP-2$	-	-	-	-	-	-	11 11: 11 100			2в	4	15	

Notes:  ${}^{1}$ Flags set directly to low 8-bits of the value from stack SP

# 4.7 Exchange

	Symbolic			Fl	ags			O	pcode						
Mnemonic	Operation	$\operatorname{SF}$	ZF	HF	ΡV	NF	$\operatorname{CF}$	76 5	543 2	10	Hex	В	Mc	Ts	Comments
EX AF, AF'	AF↔AF'	•1	•1	•1	•1	•1	•1	00 0	001 00	00	80	1в	1	4	
EX DE,HL	$DE \leftrightarrow HL$	-	-	-	-	-	-	11 1	101 0	11	EB	1в	1	4	
EX (SP),HL	$H \leftrightarrow (SP+1)$ $L \leftrightarrow (SP)$	-	-	-	-	-	-	11 1	100 0:	11	E3	1в	5	19	
EX (SP),IX	$IX_{h} \leftrightarrow (SP+1)$ $IX_{1} \leftrightarrow (SP)$	-	-	-	-	-	-		011 10			2в	6	2	
EX (SP),IY	$IY_h \leftrightarrow (SP+1)$ $IY_1 \leftrightarrow (SP)$	-	-	-	-	-	-		111 10			2в	6	23	
EXX	BC↔BC' DE↔DE' HL↔HL'	-	-	_	-	-	-	11 0	)11 00	01	D9	1в	1	4	

138

# 4.8 Bit Set, Reset and Test

	Symbolic			F	lags			Opcode
Mnemonic	Operation		ZF	HF	PV	NF	$\operatorname{CF}$	76 543 210 Hex B Mc Ts Comments
BIT b,r	$ZF {\leftarrow} \overline{r_b}$	?1	<b>1</b>	1	?1	0	-	11 001 011 CB 2 <sub>B</sub> 2 8 r   r   d   B   000   C   001
BIT b,(HL)	$ZF \leftarrow \overline{(HL)_b}$	?1	<b>1</b>	1	?1	0	-	11 001 011 CB 2 <sub>B</sub> 3 12 D 010 01 10 H 110 E 011 H 100
BIT b,(IX+d) <sup>2</sup>	$ZF \leftarrow \overline{(IX + d)_b}$	?1	<b>\$</b>	1	?1	0	-	11 011 101 DD 4 <sub>B</sub> 5 20 L 101 11 001 011 CB A 111   d>  01   d 110
BIT b,(IY+d) <sup>2</sup>	$ZF \leftarrow \overline{(\mathtt{IY} + d)_b}$	? <sup>1</sup>	\$	1	?1	0	-	11 111 101 FD 4 <sub>B</sub> 5 20 b hbh 11 001 011 CB 0000 kdh 2 010 01 hbh 110 3 011
SET b,r	$r_b \leftarrow 1$	-	-	-	-	-	-	11 001 011 CB 2B 2 8 5 101 11 + b + + r + . 6 110
SET b,(HL)	$(HL)_b \leftarrow 1$	-	-	-	-	-	-	11 001 011 CB 2 <sub>B</sub> 4 15 7 111 11
SET b,(IX+d)	$(\mathtt{IX} + \mathtt{d})_\mathtt{b} \leftarrow \! 1$	-	-	-	-	-	-	11 011 101 DD 4 <sub>B</sub> 6 23 11 001 011 CB  d    11   +b   110
SET b,(IY+d)	$(\mathtt{IY}+\mathtt{d})_b \leftarrow \! 1$	-	-	-	-	-	-	11 111 101 FD 4 <sub>B</sub> 6 23 11 001 011 CB   d>    11           110
SET b,(IX+d),r	$r \leftarrow (IX+d)$ $r_b \leftarrow 1$ $(IX+d) \leftarrow r$	-	-	-	-	-	-	11 011 101 DD 4B 6 23 11 001 011 CB  d>     11
SET b,(IY+d),r	$r \leftarrow (IY+d)$ $r_b \leftarrow 1$ $(IY+d) \leftarrow r$	-	-	-	-	-	-	11 111 101 FD 4B 6 23 11 001 011 CB  d  11
RES b,m <sup>3</sup>	$m_b \leftarrow 0$		-	-	_	_	_	10

Notes: <sup>1</sup>See section 2.3.1, page 16 for complete description

 $<sup>^2 {\</sup>rm Instruction}$  has other undocumented opcodes

 $<sup>^3</sup>$ m is one of r, (HL), (IX+d), (IY+d). To form RES instruction, replace  $\boxed{11}$  with  $\boxed{10}$ . Ts also the same

# 4.9 Rotate and Shift

Mnemonic	Symbolic Operation	SF	ZF		$_{ m PV}^{ m lags}$	NF	CF	Opcode 76 543 210 Hex B Mc Ts Comments
RLC r		<b>1</b>	<b>1</b>		PF	0	<b>1</b>	11 001 011 CB 2 <sub>B</sub> 2 8 r   r   r
RLC (HL)	CF <b>▼</b> 7←0 <b>▼</b>	<b>1</b>	\$	0	PF	0	<b>1</b>	00 000 Fr d
RLC (IX+d)	<u>CF</u> <del>- </del>	<b>1</b>	\$	0	PF	0	\$	11 011 101 DD 4B 6 23 L 101 11 001 011 CB  d  00 000 110 06
RLC (IY+d)	<u>CF</u> <del>- 7←0</del> <del>-</del> 7←0 1−0  - 7←0 - 7←0 - 7←0 - 7←0 - 7←0 - 7←0 - 7←0 - 7←0 - 7←0 - 7←0	<b>1</b>	\$	0	PF	0	\$	11 111 101 FD 4 <sub>B</sub> 6 23 11 001 011 CB   d>  00 000 110 06
RLC r,(IX+d)	r←(IX+d) RLC r (IX+d)←r	<b>1</b>	<b>\$</b>	0	PF	0	\$	11 011 101 DD 4 <sub>B</sub> 6 23 11 001 011 CB k d→ 00 0000 kr→
RLC r,(IY+d)	r←(IY+d) RLC r (IY+d)←r	<b>\$</b>	<b>\$</b>	0	PF	0	<b>1</b>	11 111 101 FD 4 <sub>B</sub> 6 23 11 001 011 CB  d>  00 000
$RRC\ m^1$	<u> </u>	<b>1</b>	<b>1</b>	0	PF	0	<b>1</b>	001
$RL\ m^1$		<b>‡</b>	<b>1</b>	0	PF	0	<b>1</b>	010
$RR\ m^1$	<u></u> 7→0→CF	<b>1</b>	<b>1</b>	0	PF	0	<b>1</b>	011
$SLA\ m^1$	<u>CF</u> <del>- </del> <del>7←0</del> <del>-</del> 0	<b>1</b>	<b>1</b>	0	PF	0	<b>1</b>	100
${\tt SRA}\ {\tt m}^{\tt 1}$	<u>→7→0</u> →CF	<b>1</b>	<b>1</b>	0	PF	0	<b>1</b>	101
SLI m <sup>1,2</sup>	<u>CF</u> <del>- </del> <del>7</del> <del>- 0</del> <del>- 1</del>	<b>1</b>	<b>1</b>	0	PF	0	<b>1</b>	110
SRL m <sup>1</sup>	0 <b>→</b> [7→0] <b>→</b> [CF]	<b>1</b>	<b>1</b>	0	PF	0	<b>1</b>	111
SLL m <sup>3</sup>								
RLA		-	-	0	-	0	<b>1</b>	00 010 111 17 1 <sub>B</sub> 1 4
RLCA	CF <b>₹</b> 7←0 <b>₹</b>	_	_	0	-	0	<b>1</b>	00 000 111 07 1 <sub>B</sub> 1 4
RRA	<u>7→0</u> →[CF]	_	-	0	-	0	<b>1</b>	00 011 111 1F 1 <sub>B</sub> 1 4
RRCA	<u> </u>	-	-	0	-	0	<b>1</b>	00 001 111 0F 1 <sub>B</sub> 1 4
RLD	A 7-43-0 7-43-0 (HL)	<b>1</b>	<b>1</b>	0	PF	0	-	11 101 101 ED 2 <sub>B</sub> 5 18 01 101 111 6F
RRD	A 7-43-0 (7-43-0 (HL)	<b>1</b>	<b>1</b>	0	PF	0	-	11 101 101 ED 2 <sub>B</sub> 5 18 01 100 111 67

Notes: <sup>1</sup>m is one of r, (HL), (IX+d), (IY+d). To form new opcode replace 000 of RLCs with shown code. Ts also the same <sup>2</sup>Some assemblers may also allow SL1 to be used instead of SLI

<sup>&</sup>lt;sup>3</sup>Shift Left Logical; no associated opcode, there is no difference between logical and arithmetic shift left, use SLA for both. Some assemblers will allow SLL as equivalent, but unfortunately some will assemble it as SLI, so it's best avoiding

#### 4.10 Jump

	Symbolic	Flags	Opcode	
Mnemonic	Operation	SF ZF HF PV NF CF	76 543 210 Hex B	Mc Ts Comment
JP nm	PC←nm		11 000 011 C3 3 <sub>B</sub>  m   n	3 10 c kcd NZ 000 Z 001 NC C10
JP (HL)	$PC \leftarrow HL$		11 101 001 E9 1 <sub>B</sub>	
JP (IX)	PC←IX		11 011 101 DD 2 <sub>B</sub> 11 101 001 E9	2 8 P0 100 PE 101 P 110
JP (IY)	PC←IY		11 111 101 FD 2 <sub>B</sub> 11 101 001 E9	2 8 <sup>M 111</sup>
JP c,nm	if c=true: JP nm		11 ⊬c→ 010 3 <sub>B</sub>  m>   n>	NZ 00 Z 01 NC 10
JR e	PC←PC+e		00 011 000 18 2 <sub>B</sub> ke-2⊢	3 12 C 11
JR p,e	if p=true: JR e		00 1 <u>pp</u> 000 2 <sub>B</sub> k e−2>	
DJNZ e	B←B-1 if B≠0: JR e		00 010 000 10 2 <sub>B</sub> k e-2>	2 8 if B=0

e is a signed two-complement in the range -127, 129.
e-2 in the opcode provides an effective number of PC+e as PC is incremented by two prior to the addition of e.

#### Call and Return 4.11

	Symbolic			$\mathbf{F}$	ags			Opcode					
Mnemonic	Operation	SF	ZF	HF	PV	NF	$\operatorname{CF}$	76 543 210 H	Iex	В	Mc	Ts	Comment
CALL nm	$ \begin{array}{c} (SP-1) \leftarrow PC_h \\ (SP-2) \leftarrow PC_1 \\ SP \leftarrow SP-2 \\ PC \leftarrow nm \end{array} $	-	-	-	-	-	-	11 001 101 (  m   n		3в	5	17	
CALL c,nm	if c=true: CALL nm	-	-	-	-	-	-	11 ⊬c+ 100  m				10 17	
RET	$PC_1 \leftarrow (SP)$ $PC_h \leftarrow (SP+1)$ $SP \leftarrow SP+2$	-	-	_	-	-	-	11 001 001 (	C9	<b>1</b> B	3	10	
RET c	if c=true: RET	-	-	-	-	-	-	11 ⊬c→ 000		1в	1 3	5 11	if c=false if c=true
RETI <sup>1</sup>	$PC_1 \leftarrow (SP)$ $PC_h \leftarrow (SP+1)$ $SP \leftarrow SP+2$	-	-	-	-	-	-	11 101 101 I 01 001 101 4		2в	4	14	c   kc   NZ 000 Z 001 NC 010
RETN <sup>2</sup>	$PC_1 \leftarrow (SP)$ $PC_h \leftarrow (SP+1)$ $SP \leftarrow SP+2$ $IFF1 \leftarrow IFF2$	-	-	-	-	-	-	11 101 101 I 01 000 101 4		2в	4	14	C 011 PO 100 PE 101 P 110 M 111
RST p	$(SP-1) \leftarrow PC_h$ $(SP-2) \leftarrow PC_1$ $SP \leftarrow SP-2$ $PC \leftarrow p$	-	-	-	-	-	-	11 kp → 111		1в	3	11	p         kp4           \$0         000           \$8         001           \$10         010           \$18         011           \$20         100           \$28         101           \$30         110           \$38         111

 $<sup>^1\</sup>mathrm{RETI}$  also copies IFF2 into IFF1, like RETN  $^2\mathrm{This}$  instruction has other undocumented opcodes

#### 4.12 Block Transfer, Search

Symbolic			г	ags			(	Эрсо	ae					
Operation	SF	ZF	HF	PV	NF	$\operatorname{CF}$	76	543	210	$\operatorname{Hex}$	В	Mc	Ts	Comments
A-(HL)	<b>1</b>	<b>1</b> 2	<b>1</b>	•3	1	-	11	101	101	ED	<b>2</b> B	4	16	
HL←HL-1							10	101	001	A9				
BC←BC-1														
do CPD	<b>↑</b> ¹	<b>↑</b> <sup>2</sup>	$\updownarrow^1$	•3	1	_	11	101	101	ED	$2_{\rm B}$	4	16	if A=(HL)
while $A \neq (HL) \land BC > 0$							10	111	001	В9				or $BC=0$
												5	21	if A≠(HL)
														and $BC{\neq}0$
A-(HL)	<b>1</b> 1	<b>↑</b> 2	<b>↑</b> ¹	•3	1	-	11	101	101	ED	$2_{\rm B}$	4	16	
HL←HL+1							10	100	001	A1				
BC←BC-1														
do CPI	<b>1</b>	<b>1</b> 2	<b>1</b> 1	•3	1	_	11	101	101	ED	2в	4	16	if A=(HL)
while $A \neq (HL) \land BC > 0$	•	•	•				10	110	001	B1				or BC=0
												5	21	if A≠(HL)
														and $\mathtt{BC}{\neq}0$
$(DE) \leftarrow (HL)$	-	-	0	•3	0	-	11	101	101	ED	$2_{\rm B}$	4	16	
DE←DE-1							10	101	000	A8				
HL←HL-1														
BC←BC-1														
do LDD	_	_	0	$0^4$	0	_	11	101	101	ED	2в	4	16	if BC=0
while BC>0												5	21	if BC≠0
(DE) ← (HI.)	_	_	0	<b>3</b>	0	_	11	101	101	ED	2 <sub>B</sub>	4	16	
			Ŭ		Ŭ						25	-	10	
HL←HL+1														
BC←BC-1														
do LDI	_	_	0	$0^{4}$	0	_	11	101	101	ED	2в	4	16	if BC=0
			v	J	·									if BC≠0
	A-(HL)  HL←HL-1  BC←BC-1  do CPD  while A≠(HL) ∧BC>0  A-(HL)  HL←HL+1  BC←BC-1  do CPI  while A≠(HL) ∧BC>0  (DE)←(HL)  DE←DE-1  HL←HL-1  BC←BC-1  do LDD  while BC>0  (DE)←(HL)  DE←DE+1  HL←HL+1	A-(HL) \$1  HL←HL-1  BC←BC-1  do CPD \$1  while A≠(HL) ∧BC>0  A-(HL) \$1  HL←HL+1  BC←BC-1  do CPI \$1  while A≠(HL) ∧BC>0  (DE)←(HL) -  DE←DE-1  HL←HL-1  BC←BC-1  do LDD -  while BC>0  (DE)←(HL) -  DE←DE+1  HL←HL+1  BC←BC-1  do LDI -  do LDI -	A-(HL)	A-(HL) \$\frac{1}{1}\$ \$\frac{2}{2}\$ \$\frac{1}{1}\$ \$HL←HL-1\$ \$BC←BC-1\$ \$\$do CPD\$ \$\$\frac{1}{1}\$ \$\frac{1}{2}\$ \$\frac{1}{1}\$ \$\$while \$A≠(HL) \begin{align*} A-(HL) & \$\frac{1}{1}\$ \$\frac{1}{2}\$ \$\frac{1}{1}\$ \$\$\$while \$A≠(HL) \begin{align*} A-(HL) & \$\frac{1}{1}\$ \$\frac{1}{2}\$ \$\frac{1}{1}\$ \$\$\$\$HL←HL+1\$ \$\$BC←BC-1\$ \$\$do CPI\$ \$\$while \$A≠(HL) \begin{align*} A-(HL) &	A-(HL)	A-(HL)	A-(HL)  HL←HL-1  BC←BC-1  do CPD  while A≠(HL) ∧BC>0  A-(HL)  HL←HL+1  BC←BC-1  do CPI  while A≠(HL) ∧BC>0   (DE) ← (HL)  DE←DE-1  HL←HL-1  BC←BC-1  do LDD  while BC>0  (DE) ← (HL)  DE←DE+1  HL←HL+1  BC←BC-1  do LDI  DE←DE-1  HL←HL+1  BC←BC-1  do LDI  0 0⁴ 0	A-(HL)	A-(HL)	A-(HL)	A-(HL)	A-(HL)	A-(HL)	A-(HL)

 $<sup>^{1}\</sup>mathrm{See}$  section 2.3.2, page 17 for a description  $^{2}\mathrm{ZF}$  is 1 if A=(HL), otherwise 0  $^{3}\mathrm{PV}$  is 1 if BC $\neq 0$  after execution, otherwise 0  $^{4}\mathrm{PV}$  is 0 only at the completion of the instruction

# 4.13 Input

	Symbolic	Flags	Opcode	
Mnemonic	Operation	SF ZF HF PV NF CF 76	76 543 210 Hex B	Mc Ts Comments
IN A,(n) <sup>1</sup>	$A \leftarrow (n)$		.1 011 011 DB 2B ←n	3 11 <u>r kr</u>
IN r,(C) <sup>2</sup>	r←(BC)	<b>, ,</b>	.1 101 101 ED 2 <sub>B</sub> 01 ⊬r→ 000	3 12 C 001 D 010 E 011
IN (C) <sup>2,3</sup>	(BC)	· ·	11 101 101 ED 2 <sub>B</sub> 01 110 000 70	3 12 H 100 L 101 A 111
IND	(HL) ← $(BC)HL$ ← $HL$ − $1B$ ← $B$ − $1$		1 101 101 ED 2 <sub>B</sub>	4 16
INDR	do IND while B>0		1 101 101 ED 2 <sub>B</sub>	4 16 if $B=0$ 5 21 if $B\neq 0$
INI	(HL) ← (BC) HL←HL+1 B←B-1		1 101 101 ED 2 <sub>B</sub> 0 100 010 A2	4 16
INIR	do INI while B>0		.1 101 101 ED 2в .0 110 010 B2	$\begin{array}{cccc} 4 & 16 & \mathrm{if} \ B{=}0 \\ 5 & 21 & \mathrm{if} \ B{\neq}0 \end{array}$

Notes: 1Some assemblers allow IN (n) to be used instead of IN A, (n)

# 4.14 Output

	Symbolic	F	lags	Opcode	
Mnemonic	Operation	SF ZF H	F PV NF CF	76 543 210 Hex B	Mc Ts Comment
OUT (n),A	$(\mathtt{n})\!\leftarrow\!\mathtt{A}$			11 010 011 D3 2 <sub>B</sub>	3 11 <u>r kr*</u> B 000
OUT (C),r	(BC)←r			11 101 101 ED 2 <sub>B</sub> 01 ⊬r+ 001	3 12 C 001 D 010 E 011
OUT (C),0	(BC) ←0			11 101 101 ED 2 <sub>B</sub> 01 110 001 71	3 12 H 100 L 101 A 111
OUTI	B←B-1 (BC)←(HL) HL←HL+1	•2 •1 •2	• 2 1 -	11 101 101 ED 2 <sub>B</sub> 10 100 011 A3	4 16
OTIR	do OUTI while B>0	$\bullet^2$ 1 $\bullet^2$	• <sup>2</sup> 1 -	11 101 101 ED 2 <sub>B</sub> 10 110 011 B3	4 16 if $B=0$ 5 21 if $B\neq 0$
OUTD	$B\leftarrow B-1$ $(BC)\leftarrow (HL)$ $HL\leftarrow HL-1$	•2 •1 •2	• 2 1 -	11 101 101 ED 2 <sub>B</sub> 10 101 011 AB	4 16
OTDR	do OUTD while B>0	•² 1 •²	•2 1 -	11 101 101 ED 2 <sub>B</sub> 10 111 011 BB	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

tes:  ${}^{1}$ Flag is 1 if B=0 after execution, otherwise 0

 $<sup>^2\</sup>mathrm{Some}$  assemblers allow instruction to be written with (BC) instead of (C)

 $<sup>^3</sup>$ Performs the input without storing the result. Some assemblers allow IN F, (C) to be used instead of IN (C)

 $<sup>^4\</sup>mathrm{Flag}$  is 1 if B=0 after execution, otherwise 0; similar to DEC B

 $<sup>^5\</sup>mathrm{On}$  Next this flag is destroyed, for other Z80 computers see section 2.3.3, page 17

 $<sup>^2\</sup>mathrm{On}$  Next this flag is destroyed, for other Z80 computers see section 2.3.3, page 17.

#### 4.15 ZX Spectrum Next Extended

	Symbolic			Fl	ags.			Opcode
Mnemonic	Operation	SF	ZF	HF	PV	NF	$\operatorname{CF}$	76 543 210 Hex B Mc Ts Comment
ADD rr,A	rr←rr+A	-	-	-	-	-	?1	11 101 101 ED 2 <sub>B</sub> 2 8 <u>rr rr</u> 00 110 0 <u>rr</u> HL 01 DE 10
ADD pp,nm	pp←pp+nm	-	-	-	-	-	-	11 101 101 ED 2 <sub>B</sub> 4 16 BC 11 00 110 1 <u>pp</u>
BSLA DE,B <sup>2</sup>	DE←DE<<(B∧\$1F)	-	-	-	-	-	_	11 101 101 ED 2 <sub>B</sub> 2 8 00 101 000 28
BSRA DE,B <sup>2</sup>	DE←signed(DE) >>(B∧\$1F)	-	-	-	-	-	-	11 101 101 ED 2 <sub>B</sub> 2 8 00 101 001 29
BSRL DE,B <sup>2</sup>	DE←unsigned(DE) >>(B∧\$1F)	-	-	-	-	-	-	11 101 101 ED 2 <sub>B</sub> 2 8 00 101 010 2A
BSRF DE,B <sup>2</sup>	$DE \leftarrow \sim (unsigned(\sim DE)$ >>(B\\$1F))	-	-	-	-	-	-	11 101 101 ED 2 <sub>B</sub> 2 8 00 101 011 2B
BRLC DE,B <sup>2</sup>	DE←DE<<(B∧\$0F or DE←DE>>(16-B∧\$0F)	-	-	-	-	-	_	11 101 101 ED 2 <sub>B</sub> 2 8 00 101 100 2C
JP (C)	PC←PC∧\$C000+IN(C)<<6	?	?	?	?	?	?	11 101 101 ED 2 <sub>B</sub> 3 13 10 011 000 98
LDDX	if $(HL) \neq A$ : $(DE) \leftarrow (HL)$ $DE \leftarrow DE + 1$ $HL \leftarrow HL - 1$ $BC \leftarrow BC - 1$	-	-	-	-	-	-	11 101 101 ED 2 <sub>B</sub> 4 16 10 101 100 AC
LDDRX	do LDDX while BC>0	-	-	-	-	-	_	11 101 101 ED 2 <sub>B</sub> 4 16 if BC=0 10 111 100 BC 5 21 if BC≠0
LDIX	if $(HL) \neq A$ : $(DE) \leftarrow (HL)$ $DE \leftarrow DE+1$ $HL \leftarrow HL+1$ $BC \leftarrow BC-1$	-	-	-	-	-	-	11 101 101 ED 2B 4 16 10 100 100 A4
LDIRX	do LDIX while BC>0	-	-	-	-	-	-	11 101 101 ED 2 <sub>B</sub> 4 16 if BC=0 10 110 100 B4 5 21 if BC≠0
LDPIRX	do $t \leftarrow (HL \land \$FFF8+E \land 7)$ if $t \neq A$ : $(DE) \leftarrow t$ $DE \leftarrow DE+1$ $BC \leftarrow BC-1$ while $BC \gt 0$	-	_	-	-	-	-	11 101 101 ED 2B 4 16 if BC=0 10 110 111 B7 5 21 if BC≠0
LDWS	(DE)←(HL) INC L INC D	<b>1</b>	<b>\$</b>	<b>\$</b>	VF <sup>3</sup>	0	-	11 101 101 ED 2 <sub>B</sub> 4 16 10 100 101 A5

Notes:

<sup>1</sup>CF is undefined, recently discovered, thanks to Peter Ped Helcmanovsky https://discord.com/channels/556228195767156758/695180116040351795/888099852725133412

(continued on next page)

 $<sup>^2\</sup>mathrm{Core}\ v2+\ \mathrm{only}$   $^3\mathrm{PV}\ \mathrm{set}\ to\ 1$  if D was \$7F before increment, otherwise 0

	Symbolic				ags			Opcode
Mnemonic	Operation	SF	ZF	HF	PV	NF	CF	76 543 210 Hex B Mc Ts Comments
MIRROR A	A 7654 3210	-	-	-	_	_	_	11 101 101 ED 2 <sub>B</sub> 2 8 00 100 100 24
MUL D,E	$DE \leftarrow D \times E$	-	-	-	-	-	-	11 101 101 ED 2 <sub>B</sub> 2 8 00 110 000 30
NEXTREG n,A	$\texttt{HwNextReg}[\mathtt{n}] \!\leftarrow\! \mathtt{A}$	-	_	-	-	-	-	11 101 101 ED 3 <sub>B</sub> 4 17 10 010 010 92 kn対
NEXTREG n,m	$\texttt{HwNextReg}[\mathtt{n}] \!\leftarrow\! \mathtt{m}$	-	-	-	-	-	-	11 101 101 ED 3 <sub>B</sub> 5 20 10 010 001 91   n    m
OUTINB	$(BC) \leftarrow (HL)$ $HL \leftarrow HL+1$	?	?	?	?	?	?	11 101 101 ED 2 <sub>B</sub> 4 16 10 010 000 90
PIXELAD	HL←\$4000 +((D∧\$C0)<<5) +((D∧\$07)<<8) +((D∧\$38)<<2) +(E>>3)	-	_	_	_	_	-	11 101 101 ED 3 <sub>B</sub> 2 8 10 010 100 94
PIXELDN	if (HL \\$700) ≠\$700 HL←HL+256 else if (HL \\$E0) ≠\$E0 HL←HL \\$F8FF+\$20 else HL←HL \\$F81F+\$800	-	-	-	-	-	-	11 101 101 ED 3B 2 8 10 010 011 93
PUSH nm	$(SP-2) \leftarrow m$ $(SP-1) \leftarrow n$ $SP \leftarrow SP-2$	-	-	-	-	-	-	11 101 101 ED 3 <sub>B</sub> 6 23 10 001 010 8A  n <sup>1</sup> >   m <sup>1</sup> >
SETAE	A←unsigned(\$80)>>(E∧7)	-	-	-	-	-	-	11 101 101 ED 3 <sub>B</sub> 2 8 10 010 101 95
SWAPNIB	A 7654 3210	-	-	-	-	-	-	11 101 101 ED 2B 2 8 00 100 011 23
TEST n	$\mathtt{A} \wedge \mathtt{n}$	<b>1</b>	<b>‡</b>	1	PF	?	0	11 101 101 ED 3 <sub>B</sub> 3 11 00 100 111 27
Notes: <sup>1</sup> This is n	ot mistake, nm operand is in	fact	enc	oded	in bi	g-end	lian	

# Chapter 5

# Instructions up Close

The following pages describe all instructions in detail. Alphabetical order is used as much as possible, but some deviations were made to better fit to pages. Each instruction includes:

- Mnemonic
- Symbolic operation for quick info on what instruction does
- All variants (where applicable)
- Description with further details
- Effects on flags
- Timing table with machine cycles, T states and time required for execution on different CPU speeds

Where possible, multiple variants of same instruction are grouped together and where multiple timings are possible, timing table is sorted from quickest to slowest.

#### Flags

- SF Sign Flag is set to twos-complement of the most-significant bit (bit 7) of the result of an instruction. If the result is positive (bit 7 is 0), SF is set, and if the result is negative (bit 7 is 1), SF is reset. This leaves bits 0-6 to represent the value. Positive numbers range from 0 to 127 and negative from -1 to -128.
- **ZF Zero Flag** depends on whether the result of an instruction is 0. **ZF** is set if the result if 0 and reset otherwise.
- **HF** Half Carry Flag represents a carry or borrow status between bits 3 and 4 of an 8-bit arithmetic operation (bits 11 and 12 for 16-bit operations). Set if:
  - A carry from bit 3 to bit 4 occurs during addition (bit 11 to 12 for 16-bit operations)
  - A borrow from bit 4 occurs during subtraction (from bit 12 for 16-bit operations)
- PV Parity/Overflow Flag value depends on the type of the operation.

For arithmetic operations, **PV** indicates an overflow. The flag is set when the sign of the result is different from the sign of the operands:

- all operands are positive but the result is negative or
- all operands are negative but the result is positive

For logical and rotate operations, **PV** indicates the parity of the result. The number of set bits in the result are counted. If the total is an even value, **PV** is set. If the total is odd, **PV** is reset.

- NF Add/Subtract Flag is used primarily for DAA instruction to distinguish between add and subtract operations. But other instructions may also affect it as described in the following pages.
- **CF** Carry Flag represents a carry or borrow status for arithmetic operations. **CF** is set if add instruction generates a carry, or subtract generates a borrow.

For rotate and shift instructions, **CF** is used:

- as a link between least-significat and most significant bit for RLA, RL, RRA and RR
- contains the value shifted out of bit 7 for RLC, RLCA and SLA
- contains the value shifted out of bit 0 for RRC, RRCA, SRA and SRL

Finally, some instructions directly affect the value of **CF**:

- reset with AND, OR and XOR
- set with SCF
- completed with CCF

#### **Effects**

- 0 Flag is set to 0
- 1 Flag is set to 1
- \$\Delta\$ Flag is modified according to operation
- Flag is not affected
- ? Effect on flag is unpredictable
- Special case, see notes below effects table
- P(V) P/V flag is used as overflow
- PV P/V flag is used as parity
- PV P/V is undefined or indicates other result

#### Abbreviations

- r 8-bit register A-L
- n 8-bit immediate value
- rr 16-bit register pair AF, BC, DE, HL, IX, IY, SP (note in some cases particular register pairs may use different timing from the rest; if so, those will be explicitly indicated in their own line; rr may still be used, though in those cases it will cover the remaining registers only)
- nn 16-bit immediate value
- s Placeholder for argument when multiple variants are possible
- d If instruction takes 2 operands, d indicates destination and s source
- \*\* Indicates undocumented instruction
- ZX Indicates ZX Spectrum Next extended instruction

This page intentionally left empty

## ADC d,s ADd with Carry

 $d\leftarrow d+s+CF$ 

 $\mathbf{CF}$ 

8 bit	8 bit	8 bit	8 bit	16 bit
ADC A,A	ADC A,E	ADC A,(HL)	ADC A,IXH**	ADC HL,BC
ADC A,B	ADC A,H	ADC A,(IX+d)	ADC A,IXL**	ADC HL,DE
ADC A,C	ADC A,L	ADC A,(IY+d)	ADC A, IYH**	ADC HL,HL
ADC A,D	ADC A,n		ADC A, IYL**	ADC HL,SP

Adds source operand **s** or contents of the memory location addressed by **s** and value of carry flag to destination **d**. Result is then stored to destination **d**.

Effects	SF	ZF		HF		P(V)	NF	CF
8-bit	<b>1</b>	<b>\$</b>		<b>1</b>		<b>1</b>	0	<b>1</b>
16-bit	<b>1</b>	<b>\$</b>		<b>1</b>		<b>1</b>	0	<b>\$</b>
<b>ZF</b> set if: re								

**PV** set if: • both operands positive and result negative

carry from bit 7

 $\bullet\,$  both operands negative and result positve

Timing McTs $3.5 \mathrm{MHz}$  $7 \mathrm{MHz}$  $14 \mathrm{MHz}$ 28MHz $0,29 \mu s$  $0,14 \mu s$ A,r 1 4 1,1 $\mu s$  $0,57 \mu s$ A,n 2 7 2,0 $\mu \mathrm{s}$ 1,00 $\mu \mathrm{s}$ 0,50 $\mu \mathrm{s}$ 0,25 $\mu \mathrm{s}$ 

set if:

A,(HL) 2 7 2,0 $\mu \mathrm{s}$ 1,00 $\mu \mathrm{s}$ 0,50 $\mu \mathrm{s}$ 0,25 $\mu \mathrm{s}$ 4 HL,rr 15 4,3 $\mu \mathrm{s}$ 2,14 $\mu \mathrm{s}$ 1,07 $\mu \mathrm{s}$ 0,54 $\mu \mathrm{s}$ A,(IX+d)5 19 5,4 $\mu s$  2,71 $\mu s$ 1,36 $\mu \mathrm{s}$  $0,68 \mu \mathrm{s}$ 

A,(IY+d) 5 19 5,4 $\mu$ s 2,71 $\mu$ s 1,36 $\mu$ s 0,68 $\mu$ s

## ADD d,s ADD

d←d+s

8-bit	8-bit	16-bit	16-bit	ZX Next
ADD A,A	ADD A,(HL)	ADD IX,BC	ADD HL,BC	ADD BC, $\mathtt{A}^{\mathrm{ZX}}$
ADD A,B	ADD A,(IX+d)	ADD IX,DE	ADD HL,DE	ADD DE,A $^{ m ZX}$
ADD A,C	ADD A,(IY+d)	ADD IX,IX	ADD HL,HL	ADD HL,A $^{ m ZX}$
ADD A,D	ADD A,IXH**	ADD IX,SP	ADD HL,SP	ADD BE, $\mathtt{nn}^{\mathrm{ZX}}$
ADD A,E	ADD A,IXL**	ADD IY,BC		ADD DE, $\mathtt{nn}^{\mathrm{ZX}}$
ADD A,H	ADD A,IYH**	ADD IY,DE		ADD HL, $\mathtt{nn}^{\mathrm{ZX}}$
ADD A,L	ADD A,IYL**	ADD IY,IY		
ADD A,n		ADD IY,SP		

Similar to ADC except carry flag is not used in calculation: adds operand  ${\tt s}$  or contents of the memory location addressed by  ${\tt s}$  to destination  ${\tt d}$ . Result is then stored to destination  ${\tt d}$ .

ZX Next Extended instructions for adding A to 16-bit register pair, zero extend A to 16-bits.

#### **Effects**

8-bit

16-bit

SF	ZF	HF	P(V)	NF	$\operatorname{CF}$
<b>1</b>	1	<b>\</b>	<b>\( \)</b>	0	<b>\( \)</b>
-	-	<b>1</b>	-	0	<b>\( \)</b>

**SF** 8-bit only, set if: result is negative (bit 7 is set)

**ZF** 8-bit only, set if: result is 0

**HF** set if: carry from bit 3 (bit 11 for 16-bit)

PV 8-bit only, set if: • both operands positive and result negative

• both operands negative and result positve

**CF** set if: carry from bit 7 (bit 15 for 16-bit)

#### **Effects**

ADD  ${\tt rr}$ ,  ${\tt A}^{
m ZX}$ 

ADD  $rr, nn^{ZX}$ 

SF	ZF	HF	PV	NF	CF
-	-	-	-	_	?
-	-	_	-	_	-

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
A,r	1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$	0,14 $\mu \mathrm{s}$
A,n	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
A,(HL)	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
$ exttt{rr,A}^{ exttt{ZX}}$	2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
HL,rr	3	11	3,1 $\mu \mathrm{s}$	1,57 $\mu \mathrm{s}$	0,79 $\mu \mathrm{s}$	0,39 $\mu \mathrm{s}$
IX,rr	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
IY,rr	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
$ exttt{rr,nn}^{ exttt{ZX}}$	4	16	4,6 $\mu \mathrm{s}$	2,29 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$
A,(IX+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
A,(IY+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$

## AND s bitwise AND

 $A \leftarrow A \land s$ 

AND	A	AND E	AND	(HL)		$\mathtt{IXH}^{**}$
AND	В	AND H	AND	(IX+d)	AND	$\mathtt{IXL}^{**}$
AND	C	AND L	AND	(IY+d)	AND	$IYH^{**}$
AND	D	AND n			AND	$\mathtt{IYL}^{**}$

Performs bitwise AND between accumulator A and the given operand. The result is then stored back to the accumulator. Individual bits are AND'ed as shown on the right:

Α	S	Result
0	0	0
0	1	0
1	0	0
1	1	1

Effects

SF	ZF	$_{ m HF}$	PV	NF	CF
<b>1</b>	<b>\( \)</b>	1	<b>\( \)</b>	0	0

SF set if: result is negative (bit 7 is set)

**ZF** set if: result is 0

PV set if: result has even number of bits set

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$	0,14 $\mu \mathrm{s}$
n	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(HL)	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(IX+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(IY+d)	5	19	5,4 $\mu \mathrm{s}$	$2,71 \mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$

# BIT b,s test <u>BIT</u>

 $ZF \leftarrow \overline{s_b}$ 

BIT b,A	BIT b,E	BIT b,(HL)
BIT b,B	BIT b,H	BIT b,(IX+d)
BIT b,C	BIT b,L	BIT b,(IY+d)

BIT b,D

Tests specified bit b (0-7) of the given register s or contents of memory addressed by s and sets zero flag according to result; if bit was 1,  $\mathbf{ZF}$  is 0 and vice versa.

**Effects** 

SF	ZF	HF	PV	NF	CF
?	<b>1</b>	1	?	0	_

**ZF** set if: bit b of the given source argument is 0

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
b,r	2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
b,(HL)	3	12	3,4 $\mu \mathrm{s}$	1,71 $\mu \mathrm{s}$	0,86 $\mu \mathrm{s}$	0,43 $\mu \mathrm{s}$
b,(IX+d)	5	20	5,7 $\mu \mathrm{s}$	2,86 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$
b,(IY+d)	5	20	5,7 $\mu \mathrm{s}$	2,86 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$

#### BRLC, BSLA, BSRA, BSRF, BSRL See pages 155 and 156

## CALL nn <u>CALL</u> subroutine

 $(SP-1) \leftarrow PC_h$ 

 $(SP-2) \leftarrow PC_1$ 

SP←SP-2

 $PC\leftarrow nn$ 

Pushes program counter PC to stack and calls subroutine at the given location nn by changing PC to point to address nn.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
-	_	_	1	_	_

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 5 17 4,9μs 2,43μs 1,21μs 0,61μs

#### CALL c,nn <u>CALL</u> subroutine conditionally

if c=true: CALL nn

CALL C,nn calls if CF is set

CALL NC,nn calls if CF is reset

CALL P,nn calls if SF is set

CALL P,nn calls if SF is reset

CALL P,nn calls if PV is set

CALL NZ,nn calls if ZF is reset

CALL NZ,nn calls if ZF is reset

CALL PO,nn calls if PV is reset

If the given condition is met, CALL nn is performed, as described above.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
_	_	_	-	_	1

TsTiming Mc $3.5 \mathrm{MHz}$  $7 \mathrm{MHz}$ 14MHz28MHzc = false3 10  $2,9 \mu s$ 1,43 $\mu \mathrm{s}$  $0,71 \mu \mathrm{s}$  $0,36 \mu s$ c = true5 17 4,9 $\mu \mathrm{s}$  $2,43 \mu \mathrm{s}$ 1,21 $\mu \mathrm{s}$  $0,61 \mu s$ 

# BRLC DE, B<sup>ZX</sup> Barrel Rotate Left Circular

DE $\leftarrow$ DE<<(B $\land$ \$0F or DE $\leftarrow$ DE>>(16-B $\land$ \$0F)

Rotates value in register pair DE left for the amount given in bits 3-0 (low nibble) of register B. To rotate right, use formula: B=16-places. The result is stored in DE.

Effects

No effect on flags

SF	ZF	HF	PV	NF	CF
_	_	_	_	_	-

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 2 8 2,3μs 1,14μs 0,57μs 0,29μs

# BSLA DE, BZX Barrel Shift Left Arithmetic

 $DE \leftarrow DE << (B \land \$1F)$ 

Performs shift left of the value in register pair DE for the amount given in lower 5 bits of register B. The result is stored in DE.

**Effects** 

No effect on flags

SF	ZF	HF	PV	NF	CF
_	-	_	ı	-	ı

**Timing** 

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 2 8 2,3μs 1,14μs 0,57μs 0,29μs

# BSRA DE, B<sup>ZX</sup> Barrel Shift Right Arithmetic

 $DE \leftarrow signed(DE) >> (B \land \$1F)$ 

Performs arithmetical shift right of the value in register pair DE for the amount given in lower 5 bits of register B. The result is stored in DE.

**Effects** 

No effect on flags

SF	ZF	HF	PV	NF	CF
_	ı	-	1	-	ı

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz

# BSRF DE, B<sup>ZX</sup> Barrel Shift Right Fill-one

 $DE \leftarrow \sim (unsigned(\sim DE) >> (B \land \$1F))$ 

Performs fill-one-way shift right of the value in register pair DE for the amount given in lower 5 bits of register B. The result is stored in DE.

**Effects** 

No effect on flags

SF	ZF	HF	PV	NF	CF
_	_	_	_	_	_

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 2 8 2,3μs 1,14μs 0,57μs 0,29μs

# BSRL DE, B<sup>ZX</sup> Barrel Shift Right Logical

 $DE \leftarrow unsigned(DE) >> (B \land \$1F)$ 

Performs logical shift right of the value in register pair DE for the amount given in lower 5 bits of register B. The result is stored in DE.

**Effects** 

No effect on flags

SF	ZF	HF	PV	NF	CF
_	_	_	-	_	_

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 2 8 2,3μs 1,14μs 0,57μs 0,29μs

CALL See page 154

## CCF <u>Complement Carry Flag</u>

 $\texttt{CF} \leftarrow \overline{\texttt{CF}}$ 

Complements (inverts) carry flag **CF**; if **CF** was 0 it's now 1 and vice versa. Previous value of **CF** is copied to **HF**.

**Effects** 

SF	ZF	HF	PV	NF	CF
_	-	•	-	0	<b>1</b>

HF

Documentation says original value of **CF** is copied to **HF**, however under my tests **HF** remained unchanged

 $\mathbf{CF}$ 

if  $\mathbf{CF}$  was 0 it's now 1 and vice versa

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1 $\mu$ s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

#### CP s ComPare

A-s	5					
СР	A	CP E	CP	(HL)	CP	$\mathtt{IXH}^{**}$
CP	В	CP H	CP	(IX+d)		$\mathtt{IXL}^{**}$
CP	C	CP L	CP	(IY+d)	CP	$\mathtt{IYH}^{**}$
CP	D	CP n			CP	$\mathtt{IYL}^{**}$

Operand s or content of the memory location addressed by s is subtracted from accumulator A. Status flags are updated according to the result, but the result is then discarded (value of A is not changed).

#### **Effects**

SF	ZF	$_{ m HF}$	PŪ	NF	CF
<b>1</b>	<b>1</b>	<b>\$</b>	<b>\$</b>	1	<b>1</b>

HF set if: borrow from bit 4PV set if: • A and s positive and A-s result negative

 $\bullet\,$  A and s negative and A-s result positve

Other flags are set like this when  ${\tt A}$  is greater than, equal or less than  ${\tt s}$ :

	SF	ZF	HF	P(V)	NF	CF
A>s	0	0	<b>1</b>	<b>1</b>	1	0
A=s	0	1	<b>1</b>	<b>1</b>	1	0
A < s	1	0	<b>\$</b>	<b>\$</b>	1	1

With this in mind, we can derive the programs for common comparisons:

```
A=s
      CP s
                                            CP s
      JP Z, true ; A=s?
2
                                            JP NZ, true ; A!=s?
  false: ; A!=s
                                        false: ; A=s
  true:
         ; A=s
                                        true:
                                               ; A!=s
 A≤s
                                       A<s
      CP s
                                            CP s
                                            JP M, true ; A<s?
      JP M, true ; A<s?
2
      JP Z, true ; A=s?
                                        false: ; A>=s
3
  false: ; A>s
                                        true: ; A<s
  true:
          ; A<=s
 A≥s
                                       A>s
                                            CP s
      CP s
1
                                            JP M, false ; A<s?
      JP M, false ; A<s?
                                            JP Z, false ; A=s?
  true:
         ; A>=s
                                                ; A>s
  false: ; A<s</pre>
                                        true:
                                        false: ; A<=s</pre>
```

Note: the examples use two labels to emphasize both results. But only one is needed. Furthermore, depending on the actual needs, the programs can also use

no label at all. For example, we can use RET instead of JP when used within a subroutine, and the desired outcome is to return if the condition is not met:

```
A \neq s
       CP s
                                              CP s
1
       RET NZ ; A!=s?
                                       2
                                              RET Z ; A=s?
       ; A=s
                                              ; A!=s
 A≤s
                                         A<s
                                              CP s
       CP s
       JP M, true ; A<s?
                                              RET P; A \ge s?
                                       2
                                              ; A<s
       JP Z, true ; A=s?
       RET
                   ; A>s
4
   true: ; A<=s
 A≥s
                                         A>s
                                              CP s
       CP s
                                              RET M ; A<s?
       RET M ; A<s?
2
                                       2
                                              RET Z ; A=s?
       ; A>=s
                                              ; A>s
```

Note: some of the comparisons are reversed. And  $A \leq s$  still requires a label because the condition is true if either **SF** or **ZF** is set.

Note: I opted to use **SF** for some of the comparisons. It makes more sense to me this way. But you can just as well use **CF** instead. As evident from the table on the previous page, both flags are updated the same way, so you could use JP C or RET C instead of M and JP NZ or RET NZ instead of P. This is due to CP performing a subtraction A-s internally. So when s is greater than A, the result of the subtraction is negative, meaning the sign flag is set. At the same time a borrow is needed, so the carry is set too. I thought it's worth mentioning since you may find examples using the carry flag elsewhere and wonder why.

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$	0,14 $\mu \mathrm{s}$
n	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(HL)	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(IX+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(IY+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$

## CPD $\underline{C}om\underline{P}are$ and $\underline{D}ecrement$

A-(HL)

HL←HL-1

BC←BC-1

Subtracts contents of memory location addressed by HL register pair from accumulator A. Result is then discarded. Afterwards both HL and BC are decremented.

**Effects** 

SF	ZF	HF	PV	NF	CF
<b>1</b>	<b>\$</b>	<b>1</b>	•	1	-

SF set if: A<(HL) before HL is decremented

ZF set if: A=(HL) before HL is decremented

PV set if: BC≠0 after execution

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz  $4 16 4,6\mu s 2,29\mu s 1,14\mu s 0,57\mu s$ 

#### CPDR <u>ComPare and Decrement Repeated</u>

do CPD

while  $A \neq (HL) \land BC > 0$ 

Repeats CPD until either A=(HL) or BC=0. If BC is set to 0 before instruction execution, it loops through 64KB if no match is found. See CPIR for example.

Effects

SF	ZF	HF	PV	NF	CF
<b>\</b>	<b>\( \)</b>	1	•	1	-

SF set if: A<(HL) before HL is decremented SF set if: A=(HL) before HL is decremented

PV set if: BC≠0 after execution

**Timing** McTs3.5 MHz7MHz14MHz28MHzBC=0 or A=(HL)4 16  $4,6\mu s$  $2,29\mu s$  $1,14\mu s$  $0,57 \mu s$  $BC \neq 0$  and  $A \neq (HL)$ 5 21  $6,0 \mu \mathrm{s}$ 3,00 $\mu \mathrm{s}$ 1,50 $\mu \mathrm{s}$ 0,75 $\mu \mathrm{s}$ 

#### CPI ComPare and Increment

A-(HL)

HL←HL+1

BC←BC-1

Subtracts contents of memory location addressed by HL register pair from accumulator A. Result is then discarded. Afterwards HL is incremented and BC decremented.

	_		
174		~4	. ~
r/I	te		S

SF	ZF	HF	PV	NF	CF
1	<b>1</b>	<b>1</b>	•	1	-

 $egin{array}{lll} \mathbf{SF} & ext{set if:} & A<(HL) & ext{before HL is decremented} \\ \mathbf{ZF} & ext{set if:} & A=(HL) & ext{before HL is decremented} \\ \end{array}$ 

PV set if: BC≠0 after execution

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz  $4 16 4,6\mu s 2,29\mu s 1,14\mu s 0,57\mu s$ 

## CPIR <u>ComPare and Decrement Repeated</u>

do CPI

while  $A \neq (HL) \land BC > 0$ 

Repeats CPI until either A=(HL) or BC=0. If BC is set to 0 before instruction execution, it loops through 64KB if no match is found.

Example, searching for \$AB in memory from \$0000-\$999:

CPIR = finding first occurrence:

CPDR = finding last occurrence:

LD HL, \$0000 LD BC, \$0999

з LD A, \$AB

4 CPIR

LD HL, \$0999

<sub>2</sub> LD BC, \$0999

з LD A, \$AB

4 CPDR

#### **Effects**

SF	ZF	HF	PV	NF	CF
<b>1</b>	<b>1</b>	<b>1</b>	•	1	-

SF set if: A<(HL) before HL is decremented SF set if: A=(HL) before HL is decremented

 ${f PV}$  set if:  ${f BC} 
eq 0$  after execution

 $7 \mathrm{MHz}$ Timing McTs $3.5 \mathrm{MHz}$  $14 \mathrm{MHz}$ 28MHzBC=0 or A=(HL)4 16  $4,6\mu s$  $2,29 \mu s$  $1,14 \mu s$  $0.57 \mu s$  $BC \neq 0$  and  $A \neq (HL)$ 5 21  $3,00 \mu s$ 1,50 $\mu s$  $0,75 \mu s$  $6,0\mu s$ 

CPL See next page

## DAA <u>Decimal Adjust Accumulator</u>

Updates accumulator A for BCD correction after arithmetic operations using the following algorithm:

- The least significant 4 bits of accumulator A (low nibble) are checked first. If they contain invalid BCD number (greater than 9), or HF is set, the value of A is adjusted based on the value of NF: if it's reset, \$06 is added to A, if set, \$06 is removed from A.
- 2. Then 4 most significant bits of accumulator A (high nibble) are checked in a similar fashion. If they contain invalid BCD number, or **CF** is set, the value of A is adjusted: if **NF** is not set, \$60 is added to A, if **NF** is set, \$60 is removed from A.
- 3. Finally flags are changed accordingly, as described below.

**Effects** 

SF	ZF	HF	PV	NF	CF	
<b>\$</b>	<b>1</b>	<b>1</b>	<b>\$</b>	-	<b>1</b>	

**SF** set if:

A is negative (bit 7 is set) after operation

 $\mathbf{ZF}$ 

set if: A is O after operation

**HF** depends or

input values of **NF**, **HF** and bits 0-3 of A:

HF	A[3-0]	→HF
*	0-9	0
*	A-F	1
0	*	0
1	0-5	1
1	6-F	0
	* * 0	* 0-9 * A-F 0 * 1 0-5

 $\mathbf{PV}$ 

set if: A has even number of bits set after operation

**CF** depends on:

input values of CF and both nibbles of A:

CF	$A_{[7-4]}$	$A_{[3-0]}$	→CF
0	0-9	0-9	0
0	0-8	A-F	0
0	9-F	A-F	1
0	A-F	0-9	1
1	*	*	1

Timing

Mc Ts 3.5 MHz 7MHz 14 MHz 28MHz  $1 + 4 + 1,1 \mu \text{s}$  0,57 $\mu \text{s}$  0,29 $\mu \text{s}$  0,14 $\mu \text{s}$ 

# $\underline{CPL}$ $\underline{\underline{C}omPL}$ ement accumulator

 $A \!\leftarrow \overline{A}$ 

Complements (inverts) all bits of the accumulator A and stores the result back to A.

Effects

SF	ZF	HF	PV	NF	CF
-	_	1	-	1	-

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1 $\mu$ s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

# DEC s <u>DEC</u>rement

s←s-1

8-bit	8-bit	16-bit
DEC A	DEC (HL)	DEC BC
DEC B	DEC (IX+d)	DEC DE
DEC C	DEC (IY+d)	DEC HL
DEC D	DEC IXH**	DEC IX
DEC E	DEC IXL**	DEC IY
DEC H	DEC IYH**	DEC SP
DEC L	DEC IYL**	

Decrements the operand **s** or memory addressed by **s** by 1.

#### **Effects**

8-bit

16-bit (no effect)

SF	ZF	HF	PV	NF	CF
<b>\$</b>	1	<b>\</b>	<b>\( \)</b>	1	-
-	-	ı	ı	_	ı

SF 8-bit only, set if: result is negative (bit 7 is set)

**ZF** 8-bit only, set if: result is 0

**HF** 8-bit only, set if: borrow from bit 4

PV 8-bit only, set if: value was \$80 before decrementing

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$	0,14 $\mu \mathrm{s}$
rr	1	6	1,7 $\mu \mathrm{s}$	0,86 $\mu \mathrm{s}$	0,43 $\mu \mathrm{s}$	0,21 $\mu \mathrm{s}$
IX	2	10	2,9 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$	0,36 $\mu \mathrm{s}$
IY	2	10	2,9 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$	0,36 $\mu \mathrm{s}$
(HL)	3	11	3,1 $\mu \mathrm{s}$	1,57 $\mu \mathrm{s}$	0,79 $\mu \mathrm{s}$	0,39 $\mu \mathrm{s}$
(IX+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(IY+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$

#### DI Disable Interrupts

IFF1←0

IFF2←0

Disables all maskable interrupts (mode 1 and 2). Interrupts are disabled after execution of the instruction following DI. See sections 2.4, page 19 and 3.12, page 119 for more details on interrupts.

#### **Effects**

No effect on flags

SF	ZF	$_{ m HF}$	PV	NF	$\operatorname{CF}$
_	-	-	_	_	-

#### Timing

Mc Ts 
$$3.5 \text{MHz}$$
 7MHz  $14 \text{MHz}$  28MHz  $1 + 4 + 1,1 \mu \text{s}$  0,57 $\mu \text{s}$  0,29 $\mu \text{s}$  0,14 $\mu \text{s}$ 

## DJNZ e <u>Decrement B and Jump if Not Zero</u>

B←B-1

if  $B \neq 0$ : JR e

Decrements B register and jumps to the given relative address if  $B\neq 0$ . Given offset is added to the value of PC after parsing DJNZ instruction, so effective offset it -126 to +129. Assembler automatically subtracts 2 from offset value e to generate opcode.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
-	_	_	-	_	-

#### Timing

B=0  $B\neq 0$ 

Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28 \mathrm{MHz}$
2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
3	13	$3.7 \mu s$	$1.86 \mu \mathrm{s}$	$0.93 \mu \mathrm{s}$	$0.46 \mu s$

# EI <u>Enable Interrupts</u>

IFF1←1

IFF2←1

Enables maskable interrupts (mode 1 and 2). Interrupts are enabled after execution of the instruction following EI; typically RETI or RETN. See sections 2.4, page 19 and 3.12, page 119 for more details on interrupts.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
_	_	_	1	_	_

#### **Timing**

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1 $\mu$ s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

#### EX d,s <u>EX</u>change register pair

 $d \leftrightarrow s$ 

EX AF,AF'
EX (SP),HL
EX DE,HL
EX (SP),IX
EX (SP),IY

Exchanges contents of two register pairs or register pair and last value pushed to stack. For example:

BEF	ORE		AFTER
Reg	Value		
HL SP	\$ABCD \$0B00		\$3412 \$0B00
Mem	Value	ightarrow EX (SP),HL	$\rightarrow$
\$0B00 \$0B01	\$12 \$34		\$CD \$AB

#### **Effects**

EX AF, AF,

Other variants no effect

SF	ZF	HF	PV	NF	$\operatorname{CF}$
•	•	•	•	•	•
_	_	_	_	_	_

• EX AF, AF' sets flags directly from the value of F'

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
rr,rr	1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$	0,14 $\mu \mathrm{s}$
(SP),HL	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(SP),IX	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(SP),IY	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$

## EXX <u>EX</u>change alternate registers

 $BC \leftrightarrow BC$ 

DE↔DE'

 $\text{HL} \leftrightarrow \text{HL}'$ 

Exchanges contents of registers BC, DE and HL with shadow registers BC', DE' and HL'. The most frequent use is in interrupt handlers as an alternative to using the stack for saving and restoring register values. If using outside interrupt handlers, interrupts must be disabled before using this instruction.

# Effects

No effect on flags

SF	ZF	HF	PV	NF	CF	
_	_	_	-	_	-	

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1 $\mu$ s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

## HALT HALT

Suspends CPU and executes NOPs (to continue memory refresh cycles) until the next interrupt or reset. This effectively creates a delay. You can chain HALTs. But make sure that there will be an interrupt, otherwise HALT will run forever.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
-	_	_	-	_	_

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1 $\mu$ s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

#### IM n <u>Interrupt Mode</u>

IM O

IM 1

IM 2

Sets the interrupt mode. All 3 interrupts are maskable, meaning they can be disabled using DI instruction. See sections 2.4, page 19 and 3.12, page 119 for details and example.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
_	_	_	-	-	-

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 2 8 2,3μs 1,14μs 0,57μs 0,29μs

# IN r,(s) <u>IN</u>put from port

 $r \leftarrow (s)$ IN A,(n) IN D,(C) IN (C)\*\*

IN A,(C) IN E,(C) IN F,(C)\*\*

IN B,(C) IN H,(C)

IN C,(C) IN L,(C)

Reads peripheral device addressed by BC or combination of A and immediate value and stores result in given register. The address is provided as follows:

# Address Bits

Variant	15-8	7-0
IN A,(n)	Α	n
IN $r,(C)$	В	C

So these two have the same result (though, as mentioned in section 3.11, page 117, variant on the right is slightly faster, 18 vs 22 T states):

#### Effects

IN r,(C)

IN A, (n) no effect

SF	ZF	HF	PV	NF	CF
<b>1</b>	1	0	<b>1</b>	0	_
-	-	-	-	-	-

SF IN r, (C), set if: input data is negative (bit 7 is set)

**ZF** IN r, (C), set if: input data is 0

PV IN r, (C), set if: input data has even number of bits set

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r,(n)	3	11	3,1 $\mu \mathrm{s}$	1,57 $\mu \mathrm{s}$	0,79 $\mu \mathrm{s}$	0,39 $\mu \mathrm{s}$
r,(C)	3	12	3,4 $\mu \mathrm{s}$	1,71 $\mu \mathrm{s}$	0,86 $\mu \mathrm{s}$	0,43 $\mu \mathrm{s}$

Note: IN (C) (or its alternative form IN F, (C)) performs an input, but does not store the result, only sets the flags.

Note: some assemblers also allow (BC) to be used instead of (C).

INC L

## INC s <u>INC</u>rement

s←s+1 8-bit 8-bit 16-bit INC (HL) INC A INC BC INC B INC (IX+d) INC DE INC C INC (IY+d) INC HL INC IXH\*\* INC D INC IX INC IXL\*\* INC E INC IY  ${\tt INC\ IYH}^{**}$ INC H INC SP

INC IYL\*\*

Increments the operand **s** or memory addressed by **s** by 1.

Effects	
8-bit	
16-bit (no effect)	

SF	ZF	HF	PW	NF	CF
<b>1</b>	<b>1</b>	<b>1</b>	<b>\$</b>	0	-
-	_	_	-	-	-

SF 8-bit only, set if: result is negative (bit 7 is set)

**ZF** 8-bit only, set if: result is 0

**HF** 8-bit only, set if: carry from bit 3

PV 8-bit only, set if: value was \$7F before incrementing

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	1	6	1,7 $\mu \mathrm{s}$	0,86 $\mu \mathrm{s}$	0,43 $\mu \mathrm{s}$	0,21 $\mu \mathrm{s}$
rr	1	6	1,7 $\mu \mathrm{s}$	0,86 $\mu \mathrm{s}$	0,43 $\mu \mathrm{s}$	0,21 $\mu \mathrm{s}$
IX	2	10	2,9 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$	0,36 $\mu \mathrm{s}$
IY	2	10	2,9 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$	0,36 $\mu \mathrm{s}$
(HL)	3	11	3,1 $\mu \mathrm{s}$	1,57 $\mu \mathrm{s}$	0,79 $\mu \mathrm{s}$	0,39 $\mu \mathrm{s}$
(IX+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(IY+d)	6	23	$6,6\mu\mathrm{s}$	$3,29 \mu s$	1,64 $\mu \mathrm{s}$	$0.82 \mu \mathrm{s}$

This page intentionally left empty

## IND <u>INput and Decrement</u>

 $(HL) \leftarrow (BC)$ 

HL←HL-1

B←B-1

Reads peripheral device addressed by BC and stores the result in memory addressed by HL register pair. Then decrements HL and B.

Effects

SF	ZF	HF	PV	NF	$\operatorname{CF}$
•	•	•	•	1	-

SF destroyed on Next, Z80 see 2.3.3, page 17

**ZF** set if: B becomes zero after decrementing

HF destroyed on Next, Z80 see 2.3.3, page 17
PV destroyed on Next, Z80 see 2.3.3, page 17

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz  $4 16 4,6\mu s 2,29\mu s 1,14\mu s 0,57\mu s$ 

## INDR INput and Decrement Repeated

do IND

while B>0

Repeats IND until B=0.

**Effects** 

SF	ZF	HF	PV	NF	CF
•	1	•	•	1	-

SF destroyed on Next, Z80 see 2.3.3, page 17
HF destroyed on Next, Z80 see 2.3.3, page 17
PV destroyed on Next, Z80 see 2.3.3, page 17

Timing McTs $3.5 \mathrm{MHz}$ 7MHz $14 \mathrm{MHz}$ 28MHzB=04  $2,29 \mu s$ 1,14 $\mu s$  $0,57 \mu s$ 16  $4,6\mu s$ 5  $B\neq 0$ 21  $6,0 \mu s$  $3,00 \mu s$ 1,50 $\mu s$  $0,75 \mu s$ 

# INI <u>IN</u>put and <u>Increment</u>

 $(HL) \leftarrow (BC)$ 

 $HL\leftarrow HL+1$ 

B←B-1

Reads peripheral device addressed by BC and stores the result in memory addressed by HL register pair. Then increments HL and decrements B.

**Effects** 

SF	ZF	HF	PV	NF	CF
•	•	•	•	1	_

SF destroyed on Next, Z80 see 2.3.3, page 17

**ZF** set if: B becomes zero after decrementing

HF destroyed on Next, Z80 see 2.3.3, page 17
PV destroyed on Next, Z80 see 2.3.3, page 17

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz 4 16 4,6 $\mu$ s 2,29 $\mu$ s 1,14 $\mu$ s 0,57 $\mu$ s

# INIR INput and Increment Repeated

do INI

while B>0

Repeats INI until B=0.

**Effects** 

SF	ZF	HF	PV	NF	CF
•	1	•	•	1	-

SF destroyed on Next, Z80 see 2.3.3, page 17
HF destroyed on Next, Z80 see 2.3.3, page 17
PV destroyed on Next, Z80 see 2.3.3, page 17

Timing McTs $3.5 \mathrm{MHz}$  $7 \mathrm{MHz}$  $14 \mathrm{MHz}$ 28MHzB=04 16  $2,29 \mu s$ 1,14 $\mu s$  $0,57 \mu s$  $4,6\mu s$ 5  $B\neq 0$ 21  $6,0 \mu \mathrm{s}$  $3,00 \mu s$ 1,50 $\mu s$  $0,75 \mu s$ 

# JP nn JumP

 $\mathtt{PC} {\leftarrow} \mathtt{nn}$ 

JP nn JP (IX) JP (HL) JP (IY)

Unconditionally jumps (changes program counter PC to point) to the given absolute address or the memory location addressed by register pair. Unconditional jumps are the fastest way of changing program counter, even faster than JR, but they take more bytes.

#### PV**Effects** SF ZF NF HF CF No effect on flags Timing McTs3.5MHz7MHz14MHz28MHz0,57 $\mu \mathrm{s}$ 0,29 $\mu \mathrm{s}$ (HL) 1 4 1,1 $\mu \mathrm{s}$ $0,14 \mu s$ (IX) 2 8 $2,3\mu s$ 1,14 $\mu \mathrm{s}$ 0,57 $\mu \mathrm{s}$ 0,29 $\mu \mathrm{s}$ 2 (IY) 8 $2,3\mu s$ $1,14 \mu s$ $0.57 \mu s$ $0.29 \mu s$

10

 $2,9\mu s$ 

 $1,43 \mu s$ 

 $0,71 \mu s$ 

 $0,36 \mu s$ 

# JP c,nn <u>JumP</u> conditionally

nn

if c=true: JP nn

JP C,nn jumps if **CF** is set JP M,nn jumps if SF is set JP NC, nn jumps if **CF** is reset jumps if **SF** is reset JP P,nn JP Z,nn jumps if **ZF** is set jumps if **PV** is set JP PE,nn JP NZ,nn jumps if **ZF** is reset JP PO,nn jumps if **PV** is reset

3

Conditionally jumps to the given absolute address. See CP on page 157 for more details on comparisons.

### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
-	_	_	-	_	_

### Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 3 10 2,9μs 1,43μs 0,71μs 0,36μs

# $JP (C)^{ZX} \underline{JumP}$

 $PC \leftarrow PC \land \$C000 + IN(C) << 6$ 

Sets bottom 14 bits of current program counter PC\* to value read from I/O port: PC[13-0] = (IN (C) << 6). Can be used to execute code block read from a disk stream.

<sup>\*&</sup>quot;Current PC" is the address of the next instruction after JP (C); PC was already advanced after fetching JP (C) instruction from memory. If JP (C) instruction is located at the very end of 16K memory block (\$..FE or \$..FF address), then the new PC value will land into the following 16K block.

Effec	
HITTO	7 T C
	ノレロ

SF	ZF	HF	PV	NF	CF
?	?	?	?	?	?

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 3 13 3,7μs 1,86μs 0,93μs 0,46μs

### JR e <u>Jump Relative</u>

PC←PC+e

Unconditionally performs relative jump. Offset e is added to the value of program counter PC as signed value to allow jumps forward and backward. Offset is added to PC after JR instruction is read (aka PC+2), so offset is in the range of -126 to 129. Assembler automatically subtracts 2 from offset value e to generate opcode.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
_	_	_	-	_	-

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 3 12 3,4μs 1,71μs 0,86μs 0,43μs

### JR c,n Jump Relative conditionally

if c=true: JR n

JR C,e jumps if CF is set JR Z,e jumps if ZF is set JR NC,e jumps if CF is reset JR NZ,e jumps if ZF is reset

Conditionally performs relative jump. Note: in contrast to JP, JR only supports above 4 conditions. See CP on page 157 for more details on conditions.

### **Effects**

No effect on flags

SF	ZF	$_{ m HF}$	PV	NF	CF
_	-	_	-	_	_

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
c=false	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
c=true	3	12	3,4 $\mu \mathrm{s}$	1,71 $\mu \mathrm{s}$	0,86 $\mu \mathrm{s}$	0,43 $\mu \mathrm{s}$

# $LD d,s \underline{Loa}\underline{D}$

 $d{\leftarrow} s$ 

Loads source  ${\tt s}$  into destination  ${\tt d}$ . The following combinations are allowed (source  ${\tt s}$  is represented horizontally, destination  ${\tt d}$  vertically):

	A	В	С	D	Е	Н	L	Ι	R	IXH	IXL	IYH	IYL	ВС	DE	HL	SP	IX	IY	(BC)	(DE)	(HL)	(IX+d)	(IY+d)	n	nn	(nn)
A	•	•	•	•	•	•	•	•	•	•	•	•	•							•	•	•	•	•	•		•
В	•	•	•	•	•	•	•			•	•	•	•									•	•	•	•		
С	•	•	•	•	•	•	•			•	•	•	•									•	•	•	•		
D	•	•	•	•	•	•	•			•	•	•	•									•	•	•	•		
Е	•	•	•	•	•	•	•			•	•	•	•									•	•	•	•		
Н	•	•	•	•	•	•	•															•	•	•	•		
L	•	•	•	•	•	•	•															•	•	•	•		
I	•																										
R	•																										
IXH	•	•	•	•	•					•	•														•		
IXL	•	•	•	•	•					•	•														•		
IYH	•	•	•	•	•							•	•												•		
IYL	•	•	•	•	•							•	•												•		
BC																										•	•
DE																										•	•
HL																										•	•
SP																•		•	•							•	•
IX																										•	•
IY																										•	•
(BC)	•																										
(DE)	•																										
(HL)	•	•	•	•	•	•	•																		•		
(IX+d)	•	•	•	•	•	•	•																		•		
(IY+d)	•	•	•	•	•	•	•																		•		
(nn)	•													•	•	•	•	•	•								

# Effects

LD A,I and LD A,R Other variants

SF	ZF	HF	PV	NF	CF
1	<b>1</b>	0	IFF2	0	-
_	-	_	_	-	-

Timing 8-bit	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	28MHz
r,r	1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$	0,14 $\mu \mathrm{s}$
r,n	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(rr),A	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
A,(rr)	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
r,(HL)	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(HL),r	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
A,I	2	9	2,6 $\mu \mathrm{s}$	1,29 $\mu \mathrm{s}$	0,64 $\mu \mathrm{s}$	0,32 $\mu \mathrm{s}$
A,R	2	9	2,6 $\mu \mathrm{s}$	1,29 $\mu \mathrm{s}$	0,64 $\mu \mathrm{s}$	0,32 $\mu \mathrm{s}$
I,A	2	9	2,6 $\mu \mathrm{s}$	1,29 $\mu \mathrm{s}$	0,64 $\mu \mathrm{s}$	0,32 $\mu \mathrm{s}$
R,A	2	9	2,6 $\mu \mathrm{s}$	1,29 $\mu \mathrm{s}$	0,64 $\mu \mathrm{s}$	0,32 $\mu \mathrm{s}$
(HL),n	3	10	2,9 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$	0,36 $\mu \mathrm{s}$
A,(nn)	4	13	3,7 $\mu \mathrm{s}$	1,86 $\mu \mathrm{s}$	0,93 $\mu \mathrm{s}$	0,46 $\mu \mathrm{s}$
(nn),A	4	13	3,7 $\mu \mathrm{s}$	1,86 $\mu \mathrm{s}$	0,93 $\mu \mathrm{s}$	0,46 $\mu \mathrm{s}$
r,(IX+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
r,(IY+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(IX+d),r	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(IX+d),n	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(IY+d),r	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(IY+d),n	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
Timing 16-bit	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
SP,HL	1	6	1,7 $\mu \mathrm{s}$	0,86 $\mu \mathrm{s}$	0,43 $\mu \mathrm{s}$	0,21 $\mu \mathrm{s}$
SP,IX	2	10	2,9 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$	0,36 $\mu \mathrm{s}$
SP,IY	2	10	2,9 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$	0,36 $\mu \mathrm{s}$
rr,nn	3	10	2,9 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$	0,36 $\mu \mathrm{s}$
IX,nn	4	14	4,0 $\mu \mathrm{s}$	2,00 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$
IY,nn	4	14	4,0 $\mu \mathrm{s}$	2,00 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$
(HL),nn	5	16	4,6 $\mu \mathrm{s}$	2,29 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$
(nn),HL	5	16	4,6 $\mu \mathrm{s}$	2,29 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$
(IX),nn	6	20	5,7 $\mu \mathrm{s}$	2,86 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$
(IY),nn	6	20	5,7 $\mu \mathrm{s}$	2,86 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$
rr,(nn)	6	20	5,7 $\mu \mathrm{s}$	2,86 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$
(nn),rr	6	20	5,7 $\mu \mathrm{s}$	2,86 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$

# LDD $\underline{Loa}\underline{D}$ and $\underline{D}$ ecrement

 $(DE) \leftarrow (HL)$ 

DE←DE-1

HL←HL-1

BC←BC-1

Loads contents of memory location addressed by HL to memory location addressed by DE. Then decrements DE, HL and BC register pairs.

### **Effects**

SF	ZF	HF	PV	NF	CF
_	_	0	•	0	-

 $\mathbf{PV}$ 

set if: BC≠0 after execution

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 4 16 4,6 $\mu$ s 2,29 $\mu$ s 1,14 $\mu$ s 0,57 $\mu$ s

# $LDDX^{ZX}$ LoaD and Decrement eXtended

if  $(HL) \neq A$ :  $(DE) \leftarrow (HL)$ 

DE←DE+1

 $HL\leftarrow HL-1$ 

BC←BC-1

Works similar to LDD except:

- Byte is only copied if it's different from the accumulator A
- DE is incremented instead of decremented
- Doesn't change flags

#### Effects

No effect on flags

5	SF	ZF	HF	PV	NF	CF
	-	ı	-	ı	_	-

Timing

# LDI <u>LoaD</u> and <u>Increment</u>

 $(DE) \leftarrow (HL)$ 

 $DE \leftarrow DE + 1$ 

 $HL\leftarrow HL+1$ 

 $BC \leftarrow BC - 1$ 

Same as LDD, except it increments DE and HL.

#### **Effects**

SF	ZF	HF	PV	NF	CF
-	-	0	•	0	-

 $\mathbf{PV}$ 

set if: BC≠0 after execution

### Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 4 16 4,6μs 2,29μs 1,14μs 0,57μs

# $\mathtt{LDIX}^{\mathtt{ZX}}$

### LoaD and Increment eXtended

if  $(HL) \neq A$ :  $(DE) \leftarrow (HL)$ 

DE←DE+1

HL←HL+1

BC←BC-1

Works similar to LDI except:

- Byte is only copied if it's different from the accumulator A
- Doesn't change flags

#### Effects

No effect on flags

SF	ZF	HF	PV	NF	CF
-	_	-	-	_	-

### Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 4 16 4,6μs 2,29μs 1,14μs 0,57μs

# $\mathtt{LDWS}^{\,\mathrm{ZX}}$

# LoaD Wasp Special

 $(DE) \leftarrow (HL)$ 

INC L

INC D

Copies the byte pointed to by HL to the address pointed to by DE. Then increments L and D. Used for vertically copying bytes to Layer 2 display. Flags are identical to what the INC D instrution would produce.

#### Effects

SF	ZF	HF	PW	NF	CF
<b>\$</b>	1	<b>1</b>	<b>1</b>	0	ı

SF set if: D is negative (bit 7 is set)

**ZF** set if: result is 0

**HF** set if: carry from bit 3

PV set if: D was \$7F before incrementing

Timing Mc Ts 3.5 MHz 7MHz 14 MHz 28MHz 4 14 4,0 $\mu$ s 2,00 $\mu$ s 1,00 $\mu$ s 0,50 $\mu$ s

Note: the source data are read from a single 256B (aligned) block of memory, because only L is incremented, not the whole HL pair.

#### LDDR LoaD and Decrement Repeated

do LDD:

 $(DE) \leftarrow (HL)$ 

 $DE \leftarrow DE-1: HL \leftarrow HL-1: BC \leftarrow BC-1$ 

while BC>0

Repeats LDD until BC=0. LDDR can be used for block transfer. See LDIR on page 177 for an example and comparison of both instructions.

**Effects** 

SF	ZF	HF	PV	NF	CF
-	-	0	0	0	-

**Timing** BC=0 $BC \neq 0$ 

McTs3.5 MHz $7 \mathrm{MHz}$  $14 \mathrm{MHz}$ 28MHz4  $1,14 \mu s$ 16  $4,6\mu s$  $2,29\mu s$  $0.57 \mu s$ 5 21  $6,0\mu s$  $3,00 \mu \mathrm{s}$ 1,50 $\mu \mathrm{s}$  $0,75\mu s$ 

# LDDRX ZX

### LoaD and Decrement Repeated eXtended

do LDDX:

if  $(HL) \neq A$ :  $(DE) \leftarrow (HL)$ 

 $DE \leftarrow DE+1: HL \leftarrow HL-1: BC \leftarrow BC-1$ 

while BC>0

Works similar to LDDR except the differences noted at LDDX above.

**Effects** 

No effect on flags

SF	ZF	$_{ m HF}$	PV	NF	CF
_	_	_	_	_	1

Timing BC=0 $\mathtt{BC} {\neq} 0$ 

Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
4	16	4,6 $\mu \mathrm{s}$	2,29 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$
5	21	6,0 $\mu \mathrm{s}$	3,00 $\mu \mathrm{s}$	1,50 $\mu \mathrm{s}$	0,75 $\mu \mathrm{s}$

# LDIR

### LoaD and Increment Repeated

do LDI:

 $(DE) \leftarrow (HL)$ 

 $DE \leftarrow DE + 1: HL \leftarrow HL + 1: BC \leftarrow BC - 1$ 

while BC>0

Repeats LDI until BC=0. Example of copying 100 bytes from source to destination with LDIR and LDDR:

LDIR = copy forward

LDDR = copy backwards

LD HL, source

LD DE, destination

LD BC, 100

LDIR

LD HL, source+99

LD DE, destination+99

LD BC, 100

LDDR

**Effects** 

SF	ZF	HF	PV	NF	CF
_	_	0	0	0	_

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
BC=0	4	16	4,6 $\mu \mathrm{s}$	2,29 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$
$\mathtt{BC} \neq 0$	5	21	6,0 $\mu \mathrm{s}$	3,00 $\mu \mathrm{s}$	1,50 $\mu \mathrm{s}$	0,75 $\mu \mathrm{s}$

# LDIRX<sup>ZX</sup>

### $\underline{LoaD}$ and $\underline{I}$ ncrement $\underline{R}$ epeated $\underline{eX}$ tended

do LDIX:

if  $(HL) \neq A$ :  $(DE) \leftarrow (HL)$ 

 $DE \leftarrow DE+1: HL \leftarrow HL+1: BC \leftarrow BC-1$ 

while BC>0

Works similar to LDIR except the differences noted at LDIX on previous page.

Effects	SF.	ZF,		HF'	PV	NF'	CF.
No effect on flags	_	_		-	_	_	_
Timing	Mc	Ts	3.5MHz	z 7MHz	14MI	Hz 28	8MHz
BC=0	4	16	4,6 $\mu$ s	s 2,29 $\mu \mathrm{s}$	1,14	$\mu \mathrm{s}$ 0	,57 $\mu \mathrm{s}$
BC≠0	5	21	6.00	s 3.00 <i>u</i> s	1.50	us 0	$.75 \mu s$

# LDPIRX<sup>ZX</sup>

# $\underline{\text{Loa}}\underline{\text{D}}$ $\underline{\text{P}}$ attern fill and $\underline{\text{Increment}}$ $\underline{\text{R}}$ epeated $\underline{\text{e}}\underline{\text{X}}$ tended

do

 $\begin{array}{l} t \leftarrow (HL \land \$FFF8 + E \land 7) \\ \text{if } t \neq \texttt{A} \colon (DE) \leftarrow t \\ DE \leftarrow DE + 1 \colon BC \leftarrow BC - 1 \end{array}$ 

while BC>0

Effects

Similar to LDIRX except the source byte address is not just HL, but is obtained by using the top 13 bits of HL and lower 3 bits of DE. Furthermore HL is not incremented during the loop; it serves as the base address of the aligned 8-byte lookup table. DE works as destination and also wrapping index 0..7 into the table. This instruction is intended for "pattern fill" functionality.

SF ZF HF PV NF CF

2110000	~-					_ ,		0.1
No effect on flags	_	_		-		-	_	-
Timing	Mc	Ts	3.5MH	z 7	MHz	14MI	Iz 28	8MHz
BC=0	4	16	4,6 $\mu$	s 2,	$29 \mu \mathrm{s}$	1,14	us 0	,57 $\mu \mathrm{s}$
$BC \neq 0$	5	21	6,0 $\mu$	s 3,	$00 \mu \mathrm{s}$	1,50	us 0	$75 \mu s$

# MUL D, $E^{\rm ZX}$

# **MUL**tiply

 $DE \leftarrow D \times E$ 

Multiplies D by E, storing 16-bit result into DE.

**Effects** 

No effect on flags

SF	ZF	HF	PV	NF	CF
-	-	_	-	_	_

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 2 8 2,3μs 1,14μs 0,57μs 0,29μs

### NEG

### **NEG**ate

#### $A \leftarrow -A$

Negates contents of the accumulator A and stores result back to A. You can also think of the operation as subtracting the value of A from  $O(A \leftarrow O-A)$ . This way it might be easier to understand effects on flags.

**Effects** 

SF	ZF	$_{ m HF}$	PV	NF	CF
<b>\$</b>	<b>\$</b>	<b>\$</b>	<b>\$</b>	1	<b>\$</b>

SF set if: result is negative (bit 7 is set)

**ZF** set if: result is 0

**HF** set if: borrow from bit 4

PV set if: A was \$80 before operation

CF set if: A was not \$00 before operation

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz  $2 8 2,3\mu s 1,14\mu s 0,57\mu s 0,29\mu s$ 

# NEXTREG

### set NEXT REGister value

 $\mathtt{n},\mathtt{s}^{\mathrm{ZX}}$ 

 $\texttt{HwNextReg[n]} \leftarrow \texttt{s}$ 

NEXTREG n, A

NEXTREG n,n'

Directly sets the Next Feature Control Registers without going through ports **TBBlue Register Select \$243B** and **TBBlue Register Access \$253B** (page 34). See section 3.1.2, page 29 for registers list.

No effect on flags

SF	ZF	$_{ m HF}$	PV	NF	CF
_	_	_	-	_	-

Timing	Mc	Ts	$3.5\mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r,A	4	17	4,9 $\mu \mathrm{s}$	2,43 $\mu \mathrm{s}$	1,21 $\mu \mathrm{s}$	0,61 $\mu \mathrm{s}$
r,n	5	20	5,7 $\mu \mathrm{s}$	2,86 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$

# NOP No $\underline{\mathbf{No}}$ OPeration

Does nothing for 4 cycles.

### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
-	_	_	_	_	-

# Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1
$$\mu$$
s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

# OR s bitwise OR

 $A \leftarrow A \lor s$ 

OR A	OR E	OR (HL)	OR IXH**
OR B	OR H	OR (IX+d)	OR IXL**
OR C	OR L	OR (IY+d)	OR IYH**
OR D	OR n		OR IYL**

Performs bitwise or between the accumulator A and operand s or contents of memory addressed by s. Then stores the result back to A. Individual bits are OR'ed as shown on the right:

Α	s	Result
0	0	0
0	1	1
1	0	1
1	1	1

### **Effects**

SF	ZF	HF	PV	NF	CF
<b>1</b>	1	0	<b>1</b>	0	0

SF set if: result is negative (bit 7 is set)

**ZF** set if: result is 0

PV set if: result has even number of bits set

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7\mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$	0,14 $\mu \mathrm{s}$
n	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(HL)	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(IX+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(IY+d)	5	19	5,4 $\mu \mathrm{s}$	$2,71 \mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$

# OTDR $\underline{OuT}$ put and $\underline{DecR}$ ement

do OUTD

while B>0

Repeats OUTD (see page 182) until B=0. Similar to OTIR except HL is decremented instead of incremented.

**Effects** 

SF	ZF	HF	PV	NF	CF
•	1	•	•	1	_

SF destroyed on Next, Z80 see 2.3.3, page 17
HF destroyed on Next, Z80 see 2.3.3, page 17
PV destroyed on Next, Z80 see 2.3.3, page 17

Timing McTs $3.5 \mathrm{MHz}$ 7MHz $14 \mathrm{MHz}$ 28MHzB=04 16  $2,29 \mu s$ 1,14 $\mu s$  $0,57 \mu s$  $4,6\mu s$  $B\neq 0$ 5 21  $6,0 \mu \mathrm{s}$ 3,00 $\mu \mathrm{s}$ 1,50 $\mu \mathrm{s}$  $0,75 \mu s$ 

# OTIR <u>OuTput and IncRement</u>

do OUTI

while B>0

Repeats OUTI (see page 182) until B=0. Similar to OTDR except HL is incremented instead of decremented.

**Effects** 

SF	ZF	$_{ m HF}$	PV	NF	CF
•	1	•	•	1	_

SF destroyed on Next, Z80 see 2.3.3, page 17
HF destroyed on Next, Z80 see 2.3.3, page 17
PV destroyed on Next, Z80 see 2.3.3, page 17

**Timing** McTs $3.5 \mathrm{MHz}$  $7\mathrm{MHz}$  $14 \mathrm{MHz}$ 28MHzB=04 16  $4,6\mu s$  $2,29 \mu s$  $1,14 \mu s$  $0,57 \mu s$ 5 21  $B\neq 0$  $3,00 \mu s$ 1,50 $\mu \mathrm{s}$  $6,0 \mu \mathrm{s}$  $0,75\mu s$ 

OUT See page 183

# OUTD $\underline{\text{OUT}}$ put and $\underline{\text{D}}$ ecrement

B←B-1

 $(BC) \leftarrow (HL)$ 

 $HL\leftarrow HL-1$ 

Outputs the value from contents of memory addressed by HL to port on address BC. Then decrements both, HL and B.

Effects

SF	ZF	$_{ m HF}$	PV	NF	CF
•	•	•	•	1	-

SF destroyed on Next, Z80 see 2.3.3, page 17

**ZF** set if: B=0 after decrement

HF destroyed on Next, Z80 see 2.3.3, page 17
PV destroyed on Next, Z80 see 2.3.3, page 17

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz 4 16 4,6 $\mu$ s 2,29 $\mu$ s 1,14 $\mu$ s 0,57 $\mu$ s

# OUTI OUTput and Increment

B←B-1

 $(BC) \leftarrow (HL)$ 

HL←HL+1

Similar to OUTD except HL is incremented.

Effects

SF	ZF	HF	PV	NF	CF
•	•	•	•	1	-

SF destroyed on Next, Z80 see 2.3.3, page 17

**ZF** set if: B=0 after decrement

HF destroyed on Next, Z80 see 2.3.3, page 17
PV destroyed on Next, Z80 see 2.3.3, page 17

Timing Mc Ts 3.5 MHz 7MHz 14 MHz 28MHz 4 16  $4,6 \mu \text{s}$  2,29  $\mu \text{s}$  1,14  $\mu \text{s}$  0,57  $\mu \text{s}$ 

# OUT (d), s OUTput to port

 $(d)\leftarrow s$ 

OUT (n),A OUT (C),A OUT (C),E OUT (C),B OUT (C),H OUT (C),C OUT (C),L OUT (C),D OUT (C),0\*\*

Writes the value of operand **s** to the port at address **d**. Port addresses are always 16-bit values defined like this:

			Address Bits			
	Variant		15-8	7-0		
•	OUT	(n),A	A	n		
	OUT	(C),r	В	C		

# Effects

No effect on flags

SF	ZF	$_{ m HF}$	PV	NF	CF
_	_	_	1	_	-

McTsTiming 3.5 MHz7MHz14MHz28MHz3 (n),A 11  $3,1\mu s$  $1,57 \mu s$  $0,79 \mu s$  $0,39 \mu s$ (C),r 3 12 3,4 $\mu \mathrm{s}$  $1,71 \mu s$ 0,86 $\mu \mathrm{s}$ 0,43 $\mu \mathrm{s}$ 

Note: on the Next FPGA OUT (C), 0 variant outputs 0 to the port at address BC, but some Z80 chips may output different value like \$FF, so it is not recommended to use OUT (C), 0 if you want to reuse your code on original ZX Spectrum also.

# $\mathtt{OUTINB}^{\mathrm{ZX}}$

# OUTput and Increment with No B

 $(BC) \leftarrow (HL)$ 

 $HL\leftarrow HL+1$ 

Similar to OUTI except it doesn't decrement B.

**Effects** 

SF	ZF	HF	PV	NF	CF
?	?	?	?	?	?

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz  $4 16 4,6\mu s 2,29\mu s 1,14\mu s 0,57\mu s$ 

# $PIXELAD^{ZX}$

# PIXEL ADdress

 $HL \leftarrow $4000 + ((D \land $C0) << 5) + ((D \land $07) << 8) + ((D \land $38) << 2) + (E>>3)$ 

Takes E and D as the (x,y) coordinates of a point and calculates the address of the byte containing this pixel in the pixel area of standard ULA screen 0. Result is stored in HL.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF	
_	_	_	_	_	-	

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 2 8 2,3μs 1,14μs 0,57μs 0,29μs

# $PIXELDN^{ZX}$

# $\underline{\mathbf{PIXEL}}\ \underline{\mathbf{Dow}}\underline{\mathbf{N}}$

if  $(HL \land \$700) \neq \$700$ 

HL←HL+256

else if  $(HL \land \$E0) \neq \$E0$ 

HL←HL∧\$F8FF+\$20

else

HL←HL∧\$F81F+\$800

Updates the address in HL (likely from prior PIXELAD or PIXELDN) to move down by one line of pixels of standard ULA screen 0.

### **Effects**

No effect on flags

SF	ZF	$_{ m HF}$	PV	NF	CF	
_	_	_	-	_	-	

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 2 8 2,3μs 1,14μs 0,57μs 0,29μs

# POP rr POP from stack

 $\text{rr}_{h} \leftarrow (\text{SP+1})$ 

 $rr_1 \leftarrow (SP)$ 

SP←SP+2

POP AF POP IX
POP BC POP IY

POP DE

POP HL

Copies 2 bytes from stack pointer SP into contents of the given register pair ss and increments SP by 2.

# **Effects**

POP AF

Other variants no effect

SF	ZF	$_{ m HF}$	PV	NF	CF
$\Rightarrow$	$\Rightarrow$	<b>1</b>	<b>\( \)</b>	$\Rightarrow$	<b>\$</b>
_	_	_	_	_	_

• POP AF flags set directly to low 8-bits of the value from SP

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
rr	3	10	2,9 $\mu \mathrm{s}$	1,43 $\mu \mathrm{s}$	0,71 $\mu \mathrm{s}$	0,36 $\mu \mathrm{s}$
IX	4	14	4,0 $\mu \mathrm{s}$	2,00 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$
IY	4	14	$4.0 \mu \mathrm{s}$	$2,00 \mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	$0.50 \mu \mathrm{s}$

# PUSH ss <u>PUSH</u> on stack

 $(SP-2) \leftarrow ss_1$ 

 $(SP-1) \leftarrow ss_h$ 

SP←SP-2

PUSH AF PUSH IX PUSH nn<sup>ZX</sup>

PUSH BC PUSH IY

PUSH DE

PUSH HL

Copies contents of a register pair to the top of the stack pointer SP, then decrements SP by 2. Next extended PUSH nn also allows pushing immediate 16-bit value.

SP by 2. Next extended PUSH nn also allows pushing immediate 16-bit value.

Effects

SF ZF HF PV NF CF

Lifecus	O1	21	111	1 1
No effect on flags	-	ı	-	_

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
rr	3	11	3,1 $\mu \mathrm{s}$	1,57 $\mu \mathrm{s}$	0,79 $\mu \mathrm{s}$	0,39 $\mu \mathrm{s}$
IX	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
IY	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
nn	6	23	$6,6 \mu \mathrm{s}$	$3,29 \mu s$	1,64 $\mu \mathrm{s}$	$0.82 \mu s$

# RES b,s RESet bit

$s_b \leftarrow 0$		
RES b,A	RES b,(IX+d),A**	RES b,(IY+d),A**
RES b,B	RES b,(IX+d),B**	RES b,(IY+d), $B^{**}$
RES b,C	RES b,(IX+d), $C^{**}$	RES b,(IY+d),C**
RES b,D	RES b,(IX+d), $D^{**}$	RES b,(IY+d), $D^{**}$
RES b,E	RES b,(IX+d), $E^{**}$	RES b,(IY+d), $E^{**}$
RES b,H	RES b,(IX+d),H**	RES b,(IY+d), $H^{**}$
RES b,L	RES b,(IX+d),L**	RES b,(IY+d),L**
RES b,(HL)		
RES b,(IX+d)		
RES b,(IY+d)		

Resets bit  $\mathfrak b$  (0-7) of the given register  $\mathfrak s$  or memory location addressed by operand  $\mathfrak s.$ 

ZF

SF

Effects	

Timing
r
(HL)
(IX+d)
(IY+d)

No effect on flags

0						
	Mc	$T_{\mathbf{S}}$	$3.5 \mathrm{MHz}$	$7\mathrm{MHz}$	14MHz	28MHz
			$2,3 \mu \mathrm{s}$			
	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$

 $_{\mathrm{HF}}$ 

# RETurn from subroutine

 $PC_1 \leftarrow (SP)$ 

 $PC_h \leftarrow (SP+1)$ 

SP←SP+2

Returns from subroutine. The contents of program counter PC is POP-ed from stack so next instruction will be loaded from there.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
-	-	-	-	-	-

Timing

Mc Ts 3.5 MHz 7MHz 14 MHz 28MHz 3 10 2,9 $\mu \text{s}$  1,43 $\mu \text{s}$  0,71 $\mu \text{s}$  0,36 $\mu \text{s}$ 

# RET c RETurn from subroutine conditionally

if c=true: RET

RET C,nn returns if CF is set

RET M,nn returns if SF is set

RET NC,nn returns if CF is reset

RET P,nn returns if SF is reset

RET PE,nn returns if PV is set

RET NZ,nn returns if ZF is reset

RET PO,nn returns if PV is reset

If given condition is met, RET is performed, as described above.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
_	-	_	-	_	_

Timing
c=false
c=true

McTs3.5MHz7MHz $14 \mathrm{MHz}$ 28MHz0,36 $\mu \mathrm{s}$ 1 5 0,71 $\mu \mathrm{s}$  $0,18 \mu s$ 1,4 $\mu \mathrm{s}$ 3 11 3,1 $\mu \mathrm{s}$ 1,57 $\mu \mathrm{s}$  $0,79 \mu \mathrm{s}$ 0,39 $\mu \mathrm{s}$ 

# RETI <u>RET</u>urn from <u>I</u>nterrupt

 $PC_1 \leftarrow (SP)$ 

 $PC_h \leftarrow (SP+1)$ 

SP←SP+2

Returns from maskable interrupt; restores stack pointer SP and signals to I/O device that interrupt routine is completed.

Note that RETI doesn't re-enable interrupts that were disabled when interrupt routine started - EI should be called before RETI to do that.

#### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
-	_	_	_	_	-

**Timing** 

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 4 14 4,0μs 2,00μs 1,00μs 0,50μs

# RETurn from Non-maskable interrupt

 $PC_1 \leftarrow (SP)$ 

 $PC_h \leftarrow (SP+1)$ 

SP←SP+2

 $IFF1 {\leftarrow} IFF2$ 

Returns from non-maskable interrupt; restores stack pointer SP and copies state of IFF2 back to IFF1 so that maskable interrupts are re-enabled.


### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	CF
_	_	_	1	_	-

# Timing

# RL s Rotate Left



RL RL	В	RL	(IX+d),B**	RL	(IY+d),A** (IY+d),B**
RL					(IY+d),C**
RL					(IY+d),D**
RL	E	RL			(IY+d),E**
RL					(IY+d),H**
RL	L	RL	$(IX+d),L^{**}$	RL	(IY+d),L**
RL	(HL)				

RL (IX+d)

RL (IY+d)

Performs 9-bit left rotation of the value of the operand s or memory addressed by s through the carry flag **CF** so that contents of **CF** are moved to bit 0 and bit 7 to **CF**. Result is then stored back to s.

### **Effects**

SF	ZF	HF	PV	NF	CF
<b>\$</b>	<b>\$</b>	0	<b>\$</b>	0	<b>1</b>

SF set if: result is negative (bit 7 is set)


**ZF** set if: result is 0

PV set if: result has even number of bits set

**CF** set to: bit 7 of the original value

Timing	Mc	Ts	$3.5\mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
(HL)	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
(IX+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(IY+d)	6	23	$6.6 \mu \mathrm{s}$	$3.29 \mu s$	$1.64 \mu s$	$0.82 \mu s$

# RLA <u>Rotate Left Accumulator</u>



Performs RL A, but twice faster and preserves SF, ZF and PV.

**Effects** 

SF	ZF	$_{ m HF}$	PV	NF	CF
-	-	0	-	0	<b>\$</b>

CF set to: bit 7 of the original value

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1 $\mu$ s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

#### RLC s Rotate Left Circular

RLC				RLC	$(IY+d),A^{**}$
RLC					(IY+d),B**
RLC	C	RLC			(IY+d),C**
RLC	D	RLC	$(IX+d),D^{**}$		(IY+d),D**
RLC	E	RLC	$(IX+d),E^{**}$	RLC	(IY+d),E**
RLC	H				(IY+d),H**
RLC	L	RLC	$(IX+d),L^{**}$	RLC	(IY+d),L**
RLC	(HL)				

RLC (IX+d)

RLC (IY+d)

Performs 8-bit rotation to the left. Bit 7 is moved to carry flag CF as well as to bit 0. Result is then stored back to s.

Note: undocumented variants work slightly differently:

RLC r,(IX+d): RLC r,(IY+d):  $r \leftarrow (IX+d)$  $r \leftarrow (IY+d)$ RLC r RLC r  $(IX+d)\leftarrow r$  $(IY+d) \leftarrow r$ 

**Effects** 

SF	ZF	HF	PV	NF	CF	
1	1	0	<b>\( \)</b>	0	1	

 $\mathbf{SF}$ set if: result is negative (bit 7 is set)

 $\mathbf{ZF}$ set if: result is 0

 $\mathbf{PV}$ set if: result has even number of bits set

 $\mathbf{CF}$ set to: bit 7 of the original value

Timing McTs $7 \mathrm{MHz}$  $3.5 \mathrm{MHz}$  $14 \mathrm{MHz}$ 28MHz2 8  $2,3\mu s$   $1,14\mu s$  $0.57 \mu s$  $0.29 \mu s$ r 4 4,3 $\mu s$  2,14 $\mu s$ (HL) 15 1,07 $\mu \mathrm{s}$  $0,54 \mu \mathrm{s}$ 23 (IX+d)6 6,6 $\mu s$  3,29 $\mu s$ 1,64 $\mu \mathrm{s}$ 0,82 $\mu \mathrm{s}$ (IY+d) 6 23 6,6 $\mu \mathrm{s}$ 3,29 $\mu \mathrm{s}$ 1,64 $\mu \mathrm{s}$ 0,82 $\mu \mathrm{s}$ 

# RLCA <u>Rotate Left Circular Accumulator</u>

Performs RLC A, but twice faster and preserves SF, ZF and PV.

**Effects** 

SF	ZF	HF	PV	NF	CF
-	-	0	-	0	<b>\$</b>

CF set to: bit 7 of the original value

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1 $\mu$ s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

# RLD See page 193

### RR s Rotate Right

RR (IX+d),  $A^{**}$ RR A RR  $(IY+d), A^*$ RR (IX+d),B\*\* RR B RR  $(IY+d), B^*$ RR (IX+d), $C^{**}$  $RR (IY+d), C^*$ RR C RR (IX+d), $D^{**}$ RR  $(IY+d),D^*$ RR D RR (IX+d), $E^{**}$ RR (IY+d), $E^{**}$ RR E RR (IX+d), $H^{**}$ RR (IY+d),H\*\* RR H RR (IX+d), $L^{**}$ RR (IY+d),L\*\* RR L

RR (HL) RR (IX+d) RR (IY+d)

Performs 9-bit right rotation of the contents of the operand s or memory addressed by s through carry flag **CF** so that contents of **CF** are moved to bit 7 and bit 0 to **CF**. Result is then stored back to s.

**Effects** 

SF	ZF	HF	PV	NF	CF
<b>\( \)</b>	<b>\( \)</b>	0	<b>\( \)</b>	0	<b>1</b>

SF set if: result is negative (bit 7 is set)

**ZF** set if: result is 0

PV set if: result has even number of bits set

CF set to: bit 0 of the original value

Timing	Mc	Ts	$3.5\mathrm{MHz}$	$7\mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
(HL)	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
(IX+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(IY+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$

# RRA Rotate Right Accumulator

Performs RR A, but twice faster and preserves SF, ZF and PV.


**Effects** 

SF	ZF	HF	PV	NF	CF
-	-	0	-	0	<b>\$</b>

CF set to: bit 0 of the original value

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1 $\mu$ s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

# RRC S Rotate Right Circular



RRC (IX+d),A\*\* RRC A RRC (IY+d),A\*\* RRC (IX+d),B\*\* RRC (IY+d),B\*\* RRC B RRC (IX+d), $C^{**}$ RRC (IY+d),C\*\* RRC C RRC (IX+d), $D^{**}$ RRC (IY+d),D\*\* RRC D RRC (IX+d),E\*\* RRC (IY+d),E\*\* RRC E RRC (IX+d), $H^{**}$ RRC (IY+d), $H^{**}$ RRC H RRC (IX+d), $L^{**}$ RRC (IY+d),L\*\* RRC L RRC (HL)

RRC (HL)
RRC (IX+d)
RRC (IY+d)

Performs 8-bit rotation of the source s to the right. Bit 0 is moved to **CF** as well as to bit 7. Result is then stored back to s.

**Effects** 

SF	ZF	HF	PV	NF	CF
<b>1</b>	1	0	<b>\( \)</b>	0	$\Rightarrow$

SF set if: result is negative (bit 7 is set)


**ZF** set if: result is 0

PV set if: result has even number of bits set

CF set to: bit 0 of the original value

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
(HL)	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
(IX+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(IY+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$

# RLD Rotate Left bcd Digit



Performs leftward 12-bit rotation of 4-bit nibbles where 2 least significant nibbles are stored in memory location addressed by HL and most significant digit as lower 4 bits of the accumulator A.

If used with BCD numbers: as the shift happens by 1 digit to the left, this effectively results in multiplication with 10. A acts as a sort of decimal carry in the operation. Example of multiplying multi-digit BCD number by 10:

```
MultiplyBy10:
                      ; number=0123
       LD HL, number+digits-1
2
       LD B, digits
                      ; number of repeats
3
       XOR A
                      ; reset "carry"
   lp: RLD
                      ; multiply by 10
       DEC HL
                      ; prev 2 digits
6
                      ; number=1230, A=0
       DJNZ lp
   number:
      DB $01, $23
10
   digits = $-number;(2)
```

Progression									
line	number	A	В						
2-4 ↓	0123 (HL)	0	2						
5-7 Č	0130 (HL)	2	1						
5-7 Ö (	1230 (HL)	0	0						

**Effects** 


SF	ZF		$_{ m HF}$		(P)V	NF	CF
1	<b>1</b>		0		<b>\$</b>	0	-
3.1	T	0 53 411	г 😕	) (TT	1 43 41	T 00	)

Timing

Mc Ts 3.5MHz 7MHz 14MHz 28MHz 5 18 5,1 $\mu$ s 2,57 $\mu$ s 1,29 $\mu$ s 0,64 $\mu$ s

Note: instruction doesn't assume any format of the data; it simply rotates nibbles. So while it's most frequently associated with BCD numbers, it can be used for shifting hexadecimal values or any other content.

# RRCA <u>Rotate Right Circular Accumulator</u>



Performs RRC A, but twice faster and preserves SF, ZF and PV.


**Effects** 

SF	ZF	HF	PV	NF	CF
-	-	0	_	0	<b>1</b>

**CF** set to: bit 0 of the original value

Timing Mc Ts 3.5 MHz 7MHz 14 MHz 28MHz  $1 + 4 + 1,1 \mu \text{s}$  0,57 $\mu \text{s}$  0,29 $\mu \text{s}$  0,14 $\mu \text{s}$ 

# RRD Rotate Right bcd Digit



Similar to RLD except rotation is to the right. If used with BCD values, this operation effectively divides 3-digit BCD number by 10 and stores remainder in A. Taking the example from RLD, we can easily convert it to division by 10 simply by using RRD. Note however we also need to change the order - we start from MSB now (which is exactly how division would be performed by hand):

```
DivideBy10:
       LD HL, number ; number=0123
2
       LD B, digits
                      ; number of repeats
                      ; reset "carry"
       XOR A
   lp: RRD
                      ; divide by 10
                      ; next 2 digits
       INC HL
                      ; number=0012, A=3
       DJNZ lp
   number:
      DB $01, $23
10
   digits = $-number ;(2)
```

Progression									
line	number	Α	В						
2-4	0123 (HL)	0	2						
5-7 Č	0023 (HL)	1	1						
5-7 *\(\mathcal{D}\)	0012 (HÎ	3	0						

Effects	SF	ZF		HF		PV	NF	CF
	<b>1</b>	1		0		<b>1</b>	0	_
Timing	Mc	Ts	3.5MH	[z 7	MHz	14MI	Hz 28	8MHz
	5	18	$5,1\mu$	ιs 2,	$57 \mu s$	1,29	$\mu s$ 0	$64 \mu s$

Note: similar to RLD, this instruction also doesn't assume any format of the data; it simply rotates nibbles. So while it's most frequently associated with BCD numbers, it can be used for shifting hexadecimal values or any other content.

# RST n $\underline{\mathbf{ReST}}$ art

 $(SP-1) \leftarrow PC_h$ 

 $(SP-2) \leftarrow PC_1$ 

 $SP \leftarrow SP - 2$ 

 $\mathtt{PC} {\leftarrow} \mathtt{n}$ 

RST \$00 RST \$20 RST \$08 RST \$28 RST \$10 RST \$30 RST \$18 RST \$38

Restarts at the zero page address s. Only above addresses are possible, all in page 0 of the memory, therefore the most significant byte of the program counter PC is loaded with \$00. The instruction may be used as a fast response to an interrupt.

### **Effects**

No effect on flags

SF	ZF	HF	PV	NF	$\operatorname{CF}$
-	-	_	_	_	-

Timing

Mc Ts 3.5 MHz 7MHz 14 MHz 28MHz 3 11  $3,1 \mu \text{s}$  1,57 $\mu \text{s}$  0,79 $\mu \text{s}$  0,39 $\mu \text{s}$ 

SBC See page 201

# SCF Set Carry Flag

 $CF \leftarrow 1$ 

Sets carry flag **CF**.

Effects	
Enects	

SF	ZF	HF	PV	NF	CF
-	-	0	-	0	1

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz 1 4 1,1 $\mu$ s 0,57 $\mu$ s 0,29 $\mu$ s 0,14 $\mu$ s

# SET b,s SET bit

$s_b \leftarrow 1$		
SET b,A	SET b,(IX+d), $A^{**}$	SET b,(IY+d),A**
SET b,B	SET b,(IX+d),B**	SET b,(IY+d),B**
SET b,C	SET b,(IX+d),C**	SET b,(IY+d),C**
SET b,D	SET b,(IX+d),D**	SET b,(IY+d),D**
SET b,E	SET b,(IX+d),E**	SET b,(IY+d),E**
SET b,H	SET b,(IX+d), $H^{**}$	SET b,(IY+d),H**
SET b,L	SET b,(IX+d),L**	SET b,(IY+d),L**
SET b,(HL)		
SET b,(IX+d)		
SET b,(IY+d)		

Sets bit b (0-7) of operand s or memory location addressed by s.

Note: undocumented variants work slightly differently:

<pre>SET b,(IX+d),r:</pre>	<pre>SET b,(IY+d),r:</pre>
r←(IX+d)	r←(IY+d)
$r_b \leftarrow 1$	$r_b \leftarrow 1$
(IX+d)←r	(IY+d)←r

# Effects

No effect on flags

Ma	$T_{G}$	9 5MU <sub>2</sub>	$7\mathrm{MHz}$	1.4MHz	20МП2
MC	18	3.5MITZ	/ WHTZ	$14M\Pi Z$	2011111Z
2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$

6,6 $\mu s$  3,29 $\mu s$  1,64 $\mu s$  0,82 $\mu s$ 

1,64 $\mu \mathrm{s}$ 

 $0.82 \mu s$ 

HF

6,6 $\mu s$  3,29 $\mu s$ 

Timing	
r	
(HL)	
(IX+d)	
(IY+d)	

# SETAE $^{ZX}$ SET Accumulator from E

# $\texttt{A} \leftarrow \texttt{unsigned(\$80)} >> (\texttt{E} \land 7)$

Takes the bit number to set from E (only the low 3 bits) and sets the value of the accumulator A to the value of that bit, but counted from top to bottom (E=0 will produce  $A \leftarrow \$80$ , E=7 will produce  $A \leftarrow \$01$  and so on). This works as pixel mask for ULA bitmap modes, when E represents x-coordinate 0-255.

6

6

23

23

Effects	SF	ZF		HF		PV	NF	CF
No effect on flags	_	-		-		-	-	-
Timing	Mc	Ts	3.5MH	[z 7	MHz	14MF	Iz 28	8MHz
	2	8	$2,3\mu$	ιs 1,	$14 \mu \mathrm{s}$	0,57	us 0	,29 $\mu \mathrm{s}$

# SLA s Shift Left Arithmetic

SLA A	SLA	(IX+d),A** SLA	$\Lambda$ (IY+d), $\Lambda^{**}$
SLA B	SLA	(IX+d),B** SLA	(IY+d),B**
SLA C	SLA		(IY+d),C**
SLA D	SLA		(IY+d),D**
SLA E	SLA		(IY+d),E**
SLA H			$\Lambda$ (IY+d), $H^{**}$
SLA L	SLA	(IX+d),L** SLA	(IY+d),L**
SLA (HI	.)		
SLA (IX	(+d)		

Performs arithmetic shift left of the operand  ${\tt s}$  or memory location addressed by  ${\tt s}$ . Bit 0 is forced to 0 and bit 7 is moved to  ${\tt CF}$ .

**Effects** 

SLA (IY+d)

SF	ZF	HF	PV	NF	CF
<b>\$</b>	<b>1</b>	0	<b>\$</b>	0	<b>\</b>

$\mathbf{SF}$	set if:	result is negative (bit 7 is set)					
$\mathbf{ZF}$	set if:	result is 0					
$\mathbf{PV}$	set if:	result has even number of bits set					
$\mathbf{CF}$	set to:	bit 7 of the original value					
Fiming		Mc Ts 35MHz 7MHz 14MHz					

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	28MHz
r	2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
(HL)	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
(IX+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(IY+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$

# $\begin{array}{ccc} \mathbf{SLL} & & \underline{\mathbf{S}}\mathbf{hift} \ \underline{\mathbf{L}}\mathbf{eft} \ \underline{\mathbf{L}}\mathbf{ogical} \\ \end{array}$

This mnemonic has no associated opcode on Next. There is no difference between logical and arithmetic shift left, use SLA for both. Some assemblers will allow SLL as equivalent, but unfortunately, some will assemble it as SLI, so it's best avoiding.

SL	ΙA		(IX+d),A**	SLI	$(IY+d),A^{**}$
SL	ΙB	SLI	(IX+d),B**	SLI	(IY+d),B**
SL	ΙC	SLI	(IX+d),C**	SLI	(IY+d),C**
SL	I D	SLI	(IX+d),D**	SLI	(IY+d),D**
SL	ΙE	SLI	(IX+d),E**	SLI	(IY+d),E**
SL	ΙH	SLI	(IX+d),H**	SLI	(IY+d),H**
SL	ΙL	SLI	$(IX+d),L^{**}$	SLI	(IY+d),L**
SL	A (HL)				

SLA (IX+d)

SLA (IY+d)

Undocumented instruction. Similar to SLA except 1 is moved to bit 0.

SF	ZF	HF	PV	NF	CF
<b>\$</b>	<b>1</b>	0	<b>\( \)</b>	0	<b>1</b>

$\mathbf{SF}$	set if:	result is negative (bit 7 is set)
${f ZF}$	set if:	result is 0
PV	set if:	result has even number of bits set
~-		11 0.1

 $\mathbf{CF}$ set to: bit 7 of the original value

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	14MHz	28MHz
r	2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
(HL)	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
(IX+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(IY+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$

Note: most assemblers will accept both variants: SLI or SL1, but some may only accept one or the other, while some may expect SLL instead.

# SRA s Shift Right Arithmetic

SRA	Α	SRA	(HL)	SRA	$(IX+d),A^{**}$	SRA	(IY+d),A**
SRA	В	SRA	(IX+d)	SRA	$(IX+d),B^{**}$	SRA	(IY+d),B**
SRA	C	SRA	(IY+d)	SRA	$(IX+d),C^{**}$	SRA	(IY+d),C**
SRA	D			SRA	$(IX+d),D^{**}$	SRA	(IY+d),D**
SRA	E			SRA	$(IX+d),E^{**}$	SRA	(IY+d),E**
SRA	H			SRA	(IX+d),H**	SRA	(IY+d),H**
SRA	L			SRA	$(IX+d),L^{**}$	SRA	(IY+d),L**

Performs arithmetic shift right of the operand s or memory location addressed by s. Bit 0 is moved to  $\mathbf{CF}$  while bit 7 remains unchanged (on the assumption that it's the sign bit).

SF	ZF	HF	PV	NF	CF
<b>\$</b>	<b>1</b>	0	<b>1</b>	0	<b>1</b>

		1	<b>1</b>		0		1	0	1
C.F.		1, 1		/1					
$\mathbf{SF}$	set if:	result 1	s nega	itive (t	oit 7 is	set)			
$\mathbf{ZF}$	set if:	result i	s 0						

zf set if: result is 0
pv set if: result has even number of bits set
cf set to: bit 0 of the original value

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28 \mathrm{MHz}$
r	2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
(HL)	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
(IX+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(b+YT)	6	23	6.6µs	3.29 <i>u</i> s	1.64 <i>u</i> s	0.82 <i>u</i> s

# SRL s Shift Right Logical

$$0 \longrightarrow \underbrace{7 \longrightarrow 0}_{S} \longrightarrow \underbrace{CF}_{S}$$

SRL A	SRL (HL)	SRL (IX+d),A**	SRL (IY+d),A**
SRL B	SRL (IX+d)	SRL (IX+d),B**	SRL (IY+d),B**
SRL C	SRL (IY+d)	SRL (IX+d),C**	SRL (IY+d),C**
SRL D		$SRL (IX+d),D^{**}$	SRL (IY+d),D**
SRL E		SRL (IX+d),E**	SRL (IY+d),E**
SRL H		SRL (IX+d),H**	SRL (IY+d),H**
SRL L		SRL (IX+d),L**	SRL (IY+d),L**

Performs logical shift right of the operand s or memory location addressed by s. Bit 0 is moved to  $\mathbf{CF}$  while 0 is moved to bit 7.

TO	r	- 1	
HIT	tο	Ct	C

SF	ZF	HF	PV	NF	CF
<b>\$</b>	1	0	<b>1</b>	0	<b>1</b>

SF set if: result is negative (bit 7 is set)

**ZF** set if: result is 0

PV set if: result has even number of bits set

**CF** set to: bit 0 of the original value

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	2	8	2,3 $\mu \mathrm{s}$	1,14 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$
(HL)	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
(IX+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$
(IY+d)	6	23	6,6 $\mu \mathrm{s}$	3,29 $\mu \mathrm{s}$	1,64 $\mu \mathrm{s}$	0,82 $\mu \mathrm{s}$

# SBC d,s SuBtract with Carry

 $d \leftarrow d - s - CF$ 

8 bit 8 bit 16 bit SBC A,A SBC A, IXH\*\* SBC HL,BC SBC A,B SBC A, IXL\* SBC HL, DE SBC A, IYH\*\* SBC A,C SBC HL, HL SBC A, IYL\*\* SBC HL, SP SBC A,D SBC A, (HL) SBC A,E SBC A, (IX+d) SBC A,H

SBC A, (IY+d)

SBC A,L SBC A,n

Subtracts source operand s or contents of the memory location addressed by s and carry flag  $\mathbf{CF}$  from destination  $\mathbf{d}$ . Result is then stored to destination  $\mathbf{d}$ .

Effects	SF	ZF	HF	PŴ	NF	CF
8-bit	<b>\$</b>	<b>\$</b>	<b>\$</b>	<b>\$</b>	1	<b>1</b>
16-bit	<b>\$</b>	<b>\$</b>	<b>\$</b>	<b>\$</b>	1	<b>\$</b>

SF set if: result is negative (bit 7 is set)

**ZF** set if: result is 0

**HF** set if: borrow from bit 4 (bit 12 for 16-bit)

PV set if: • both operands positive and result negative

• both operands negative and result positve

**CF** set if: borrow from bit 8 (bit 16 for 16-bit)

Timing	Mc	Ts	$3.5\mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$	0,14 $\mu \mathrm{s}$
n	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(HL)	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
HL,rr	4	15	4,3 $\mu \mathrm{s}$	2,14 $\mu \mathrm{s}$	1,07 $\mu \mathrm{s}$	0,54 $\mu \mathrm{s}$
(IX+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(IY+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$

# SUB s <u>SUB</u>tract

**Effects** 

A←A-s		
SUB A	SUB n	SUB IXH**
SUB B	SUB (HL)	SUB IXL**
SUB C	SUB (IX+d)	SUB IYH**
SUB D	SUB (IY+d)	SUB IYL**
SUB E		
SUB H		
SUB L		

Subtracts 8-bit immediate value, operand  ${\tt s}$  or memory location addressed by  ${\tt s}$  from accumulator  ${\tt A}$ . Then stores result back to  ${\tt A}$ .

HF

P(V)


NF

CF

		<b>\$</b>	<b>1</b>		<b>1</b>	1	1	1
$\mathbf{SF}$	set if:			gative (bit	7 is set)			
${f ZF}$	set if:	result i	is 0					
$\mathbf{HF}$	set if:	borrow	from	ı bit 4 (bi	t 12 for 16	6-bit)		
$\mathbf{PV}$	set if:	<ul><li>both operands positive and result negative</li><li>both operands negative and result positive</li></ul>						
$\mathbf{CF}$	set if:		•	bit 8 (bi		•	0510 **	,
Timing		Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	14MF	Iz 2	8MHz
r		1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29	ıs 0	,14 $\mu \mathrm{s}$
n		2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50	$\iota s$ 0	,25 $\mu\mathrm{s}$
(HL)		2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50	$\iota s$ 0	,25 $\mu\mathrm{s}$
(IX+d)		5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36	$\iota s$ 0	,68 $\mu\mathrm{s}$
(IY+d)		5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36	$\iota s$ 0	,68 $\mu \mathrm{s}$

 ${\tt SWAPNIB}^{\rm ZX}$ 

**SWAP NIBbles** 



Swaps the high and low nibbles of the accumulator A.

**Effects** 

No effect on flags

SF	ZF	HF	PV	NF	CF
_	_	_	_	_	_

Timing

Mc Ts 3.5 MHz 7MHz 14 MHz 28MHz 2 8 2,3 $\mu \text{s}$  1,14 $\mu \text{s}$  0,57 $\mu \text{s}$  0,29 $\mu \text{s}$ 

TEST  $n^{ZX}$ 

 $\underline{\mathbf{TEST}}$ 

 $A \wedge n$ 

Similar to CP (page 157), but performs an AND instead of a subtraction. Again, AND is performed between the accumulator A and value n. Status flags are updated according to the result, but the result is then discarded (value of A is not changed).

**Effects** 

SF	ZF	$_{ m HF}$	PV	NF	$\operatorname{CF}$
<b>\$</b>	<b>1</b>	1	<b>\$</b>	?	0

 $\mathbf{SF} \hspace{1cm} \text{set if:} \hspace{0.2cm} \text{result is negative (bit 7 is set)}$ 

**ZF** set if: result is 0 (no bits matched)

PV set if: result has even number of bits set

Timing Mc Ts 3.5MHz 7MHz 14MHz 28MHz

3 11 3,1 $\mu$ s 1,57 $\mu$ s 0,79 $\mu$ s 0,39 $\mu$ s

# XOR s bitwise eXclusive OR

 $A \leftarrow A \vee s$ 

XOR	A	XOR		$\mathtt{IXH}^{**}$
XOR	В	XOR		$\mathtt{IXL}^{**}$
XOR	C	XOR		$IYH^{**}$
XOR	D		XOR	$IYL^{**}$
XOR	E			
VOD	TT			

XOR H

XOR L XOR n

Performs exclusive or between accumulator  $\mathtt{A}$  and operand  $\mathtt{s}$  or memory location addressed by  $\mathtt{s}$ . Result is then stored back to  $\mathtt{A}$ . Individual bits are XOR'ed as shown on the right:

Α	s	Result
0	0	0
0	1	1
1	0	1
1	1	0

**Effects** 

SF	ZF	HF	PV	NF	CF
<b>1</b>	<b>1</b>	0	<b>1</b>	0	0

SF set if: result is negative (bit 7 is set)

**ZF** set if: result is 0

PV set if: result has even number of bits set

Timing	Mc	Ts	$3.5 \mathrm{MHz}$	$7 \mathrm{MHz}$	$14 \mathrm{MHz}$	$28\mathrm{MHz}$
r	1	4	1,1 $\mu \mathrm{s}$	0,57 $\mu \mathrm{s}$	0,29 $\mu \mathrm{s}$	0,14 $\mu \mathrm{s}$
n	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(HL)	2	7	2,0 $\mu \mathrm{s}$	1,00 $\mu \mathrm{s}$	0,50 $\mu \mathrm{s}$	0,25 $\mu \mathrm{s}$
(IX+d)	5	19	5,4 $\mu \mathrm{s}$	2,71 $\mu \mathrm{s}$	1,36 $\mu \mathrm{s}$	0,68 $\mu \mathrm{s}$
(IY+d)	5	19	$5.4 \mu s$	$2.71 \mu s$	$1.36 \mu s$	$0.68 \mu s$

# Appendix A

# Instructions Sorted by Mnemonic

Instructions marked with  $^{**}$  are undocumented. Instructions marked with  $^{\rm ZX}$  are ZX Spectrum Next extended.

ADC A,A	8F	ADD DE,A $^{ m ZX}$	ED32	BIT O,H	CB44
ADC A,B	88	ADD DE, $\mathtt{nm}^{\mathrm{ZX}}$	ED35 m n	BIT 0,L	CB45
ADC A,C	89	ADD HL,A $^{ m ZX}$	ED31	BIT 0,(HL)	CB46
ADC A,D	A8	ADD HL,BC	09	BIT 0,(IX+d)	DDCB d 46
ADC A,E	8B	ADD HL, DE	19	BIT 0,(IX+d)**	DDCB d 40
ADC A,H	8C	ADD HL, HL	29	BIT 0,(IX+d)**	DDCB d 41
ADC A,L	8D	ADD HL,SP	39	BIT 0,(IX+d)**	DDCB d 42
ADC A,n	CE n	ADD HL, $\mathtt{nm}^{\mathrm{ZX}}$	ED34 m n	BIT 0,(IX+d)**	DDCB d 43
ADC A,(HL)	8E	ADD IX,BC	DD09	BIT 0,(IX+d)**	DDCB d 44
ADC A,(IX+d)	DD8E d	ADD IX,DE	DD19	BIT 0,(IX+d)**	DDCB d 45
ADC A,(IY+d)	FD8E d	ADD IX,IX	DD29	BIT 0,(IX+d)**	DDCB d 47
ADC A,IXH**	DD8C	ADD IX,SP	DD39	BIT 0,(IY+d)	FDCB d 46
ADC A,IXL**	DD8D	ADD IY,BC	FD09	BIT 0,(IY+d)**	FDCB d 40
ADC A,IYH**	FD8C	ADD IY,DE	FD19	BIT 0,(IY+d)**	FDCB d 41
ADC A, IYL**	FD8D	ADD IY,IY	FD29	BIT 0,(IY+d)**	FDCB d 42
ADC HL,BC	ED4A	ADD IY,SP	FD39	BIT 0,(IY+d)**	FDCB d 43
ADC HL, DE	ED5A	AND A	A7	BIT 0,(II+d)**	FDCB d 44
ADC HL, HL	ED6A	AND B	AO	BIT 0, (IY+d)**	FDCB d 45
ADC HL,SP	ED7A	AND C	A1	BIT 0, (IY+d)  BIT 0, (IY+d)  **	FDCB d 45
ADD A,A	87	AND D	A2		CB4F
ADD A,B	80	AND E	A3	BIT 1,A	
ADD A,C	81	AND H	A4	BIT 1,B BIT 1,C	CB48 CB49
ADD A,D	82	AND L	A5	BIT 1,C BIT 1,D	CB49 CB4A
ADD A,E	83	AND n	E6 n		CB4A CB4B
ADD A,H	84	AND (HL)	A6	BIT 1,E	CB4B CB4C
ADD A,L	85	AND (IX+d)	DDA6 d	BIT 1,H BIT 1,L	CB4C CB4D
ADD A,n	C6 n	AND (IY+d)	FDA6 d	•	CB4D CB4E
ADD A,(HL)	86	AND IXH**	DDA4	BIT 1,(HL)	
ADD A, (IX+d)	DD86 d	AND IXL**	DDA5	BIT 1,(IX+d)	DDCB d 4E
ADD A, (IY+d)	FD86 d	AND IYH**	FDA4	BIT 1,(IX+d)**	DDCB d 48
ADD A,IXH**	DD84	AND IYL**	FDA5	BIT 1,(IX+d)**	DDCB d 49
ADD A,IXL**	DD85	BIT O,A	CB47	BIT 1,(IX+d)**	DDCB d 4A
ADD A,IYH**	FD84	BIT 0,B	CB40	BIT 1,(IX+d)**	DDCB d 4B
ADD A,IYL**	FD85	BIT 0,C	CB41	BIT 1,(IX+d)**	DDCB d 4C
ADD BC, AZX	ED33	BIT 0,D	CB42	BIT 1,(IX+d)**	DDCB d 4D
ADD BC,nm <sup>ZX</sup>	ED36 m n	BIT O,E	CB43	BIT 1,(IX+d)**	DDCB d 4F
- /					

```
FDCB d 4E
                                    BIT 3,(IY+d)**
                                                      FDCB d 5F
                                                                        BIT 6,(HL)
                                                                                           CB76
BIT 1, (IY+d)
BIT 1,(IY+d)**
                                                                        BIT 6, (IX+d)
                  FDCB d 48
                                    BIT 4,A
                                                      CB67
                                                                                           DDCB d 76
BIT 1,(IY+d)**
                                    BIT 4,B
                                                      CB60
                                                                        BIT 6, (IX+d)
                  FDCB d 49
                                                                                           DDCB d 70
                                                                        BIT 6,(IX+d)**
                                    BIT 4,C
                                                      CB61
BIT 1,(IY+d)**
                  FDCB d 4A
                                                                                           DDCB d 71
BIT 1,(IY+d)**
                                    BIT 4,D
                                                      CB62
                                                                        BIT 6,(IX+d)**
                                                                                           DDCB d 72
                  FDCB d 4B
BIT 1,(IY+d)**
                                    BIT 4,E
                                                      CB63
                                                                        BIT 6,(IX+d)**
                                                                                           DDCB d 73
                  FDCB d 4C
BIT 1,(IY+d)**
                                    BIT 4,H
                                                                        BIT 6,(IX+d)**
                                                      CB64
                  FDCB d 4D
                                                                                           DDCB d 74
                                    BIT 4,L
                                                      CB65
BIT 1,(IY+d)**
                                                                        BIT 6,(IX+d)^*
                                                                                           DDCB d 75
                  FDCB d 4F
                                    BIT 4, (HL)
                                                      CB66
                                                                        BIT 6,(IX+d)**
BIT 2,A
                                                                                           DDCB d 77
                  CB57
                                    BIT 4,(IX+d)
                                                      DDCB d 66
BIT 2,B
                  CB50
                                                                        BIT 6,(IY+d)
                                                                                           FDCB d 76
                                    BIT 4, (IX+d)
                                                      DDCB d 60
                                                                        BIT 6,(IY+d)**
BIT 2,C
                  CB51
                                                                                           FDCB d 70
                                    BIT 4,(IX+d)**
                                                      DDCB d 61
                                                                        BIT 6,(IY+d)**
BIT 2,D
                  CB52
                                                                                           FDCB d 71
                                    BIT 4,(IX+d)**
                                                      DDCB d 62
                                                                        BIT 6,(IY+d)**
BIT 2,E
                  CB53
                                                                                           FDCB d 72
                                    BIT 4,(IX+d)**
                                                      DDCB d 63
BIT 2,H
                  CB54
                                                                        BIT 6,(IY+d)**
                                                                                           FDCB d 73
                                    BIT 4,(IX+d)**
                                                      DDCB d 64
BIT 2,L
                  CB55
                                                                        BIT 6,(IY+d)**
                                                                                           FDCB d 74
                                    BIT 4,(IX+d)**
BIT 2,(HL)
                  CB56
                                                      DDCB d 65
                                                                        BIT 6,(IY+d)**
                                                                                           FDCB d 75
BIT 2,(IX+d)
                  DDCB d 56
                                    BIT 4,(IX+d)**
                                                      DDCB d 67
                                                                        BIT 6,(IY+d)**
                                                                                           FDCB d 77
BIT 2,(IX+d)**
                                    BIT 4,(IY+d)
                  DDCB d 50
                                                      FDCB d 66
                                                                        BIT 7,A
                                                                                           CB7F
BIT 2,(IX+d)**
                                    BIT 4,(IY+d)**
                                                      FDCB d 60
                  DDCB d 51
                                                                        BIT 7,B
                                                                                           CB78
BIT 2,(IX+d)**
                                    BIT 4,(IY+d)**
                  DDCB d 52
                                                      FDCB d 61
                                                                        BIT 7,C
                                                                                           CB79
                                    BIT 4,(IY+d)**
BIT 2,(IX+d)**
                  DDCB d 53
                                                      FDCB d 62
                                                                        BIT 7,D
                                                                                           CB7A
BIT 2,(IX+d)**
                                    BIT 4,(IY+d)**
                  DDCB d 54
                                                      FDCB d 63
                                                                        BIT 7,E
                                                                                           CB7B
                                    BIT 4,(IY+d)**
BIT 2,(IX+d)**
                  DDCB d 55
                                                      FDCB d 64
                                                                        BIT 7,H
                                                                                           CB7C
                                    BIT 4,(IY+d)^{**}
BIT 2,(IX+d)**
                  DDCB d 57
                                                      FDCB d 65
                                                                        BIT 7,L
                                                                                           CB7D
                                    BIT 4, (IY+d)*
                                                      FDCB d 67
                                                                        BIT 7,(HL)
BIT 2,(IY+d)
                  FDCB d 56
                                                                                           CB7E
BIT 2,(IY+d)**
                                    BIT 5,A
                                                      CB6F
                                                                                           DDCB d 7E
                  FDCB d 50
                                                                        BIT 7, (IX+d)
                                                                        BIT 7,(IX+d)**
BIT 2,(IY+d)**
                  FDCB d 51
                                    BIT 5,B
                                                      CB68
                                                                                           DDCB d 78
BIT 2,(IY+d)**
                                    BIT 5,C
                                                      CB69
                                                                        BIT 7,(IX+d)**
                                                                                           DDCB d 79
                  FDCB d 52
BIT 2,(IY+d)**
                                                                        BIT 7,(IX+d)**
                                    BIT 5,D
                                                      CB6A
                                                                                           DDCB d 7A
                  FDCB d 53
BIT 2,(IY+d)**
                                                                        BIT 7,(IX+d)**
                                    BIT 5,E
                                                      CB6B
                  FDCB d 54
                                                                                           DDCB d 7B
                                                                        BIT 7,(IX+d)**
                                    BIT 5,H
BIT 2,(IY+d)**
                                                      CB6C
                                                                                           DDCB d 7C
                  FDCB d 55
BIT 2,(IY+d)**
                                    BIT 5,L
                                                      CB6D
                                                                        BIT 7,(IX+d)**
                  FDCB d 57
                                                                                           DDCB d 7D
                                    BIT 5,(HL)
                                                      CB6E
                                                                        BIT 7,(IX+d)**
BIT 3,A
                                                                                           DDCB d 7F
                  CB5F
                                                      DDCB d 6E
                                    BIT 5, (IX+d)
BIT 3,B
                                                                        BIT 7, (IY+d)
                                                                                           FDCB d 7E
                  CB58
                                    BIT 5,(IX+d)**
                                                      DDCB d 68
                                                                        BIT 7,(IY+d)**
BIT 3,C
                  CB59
                                                                                           FDCB d 78
                                    BIT 5,(IX+d)**
                                                      DDCB d 69
BIT 3,D
                  CB5A
                                                                        BIT 7,(IY+d)**
                                                                                           FDCB d 79
                                    BIT 5,(IX+d)**
                                                      DDCB d 6A
BIT 3,E
                  CB5B
                                                                        BIT 7,(IY+d)**
                                                                                           FDCB d 7A
                                    BIT 5,(IX+d)**
                                                      DDCB d 6B
BIT 3,H
                  CB5C
                                                                        BIT 7,(IY+d)**
                                                                                           FDCB d 7B
                                    BIT 5,(IX+d)**
BIT 3,L
                  CB5D
                                                      DDCB d 6C
                                                                        BIT 7,(IY+d)**
                                                                                           FDCB d 7C
                                                                        BIT 7,(IY+d)**
                                    BIT 5,(IX+d)**
                                                      DDCB d 6D
BIT 3,(HL)
                  CB5E
                                                                                           FDCB d 7D
                                    BIT 5,(IX+d)**
                  DDCB d 5E
                                                      DDCB d 6F
BIT 3,(IX+d)
                                                                        BIT 7, (IY+d)*
                                                                                           FDCB d 7F
BIT 3,(IX+d)**
                  DDCB d 58
                                    BIT 5,(IY+d)
                                                      FDCB d 6E
                                                                        BRLC DE, B^{\mathrm{ZX}}
                                                                                           ED2C
                                    BIT 5,(IY+d)**
BIT 3,(IX+d)**
                  DDCB d 59
                                                      FDCB d 68
                                                                        BSLA DE,B^{\mathrm{ZX}}
                                                                                           ED28
BIT 3,(IX+d)**
                                    BIT 5,(IY+d)**
                                                      FDCB d 69
                  DDCB d 5A
                                                                        BSRA DE, BZX
                                                                                           ED29
BIT 3,(IX+d)**
                                    BIT 5,(IY+d)**
                                                      FDCB d 6A
                  DDCB d 5B
                                                                        BSRF DE, BZX
                                                                                           ED2B
                                    BIT 5,(IY+d)**
BIT 3,(IX+d)**
                  DDCB d 5C
                                                      FDCB d 6B
                                                                        BSRL DE, BZX
                                                                                           ED2A
BIT 3,(IX+d)**
                                    BIT 5,(IY+d)**
                  DDCB d 5D
                                                      FDCB d 6C
                                                                        CALL nm
                                                                                           CD m n
BIT 3,(IX+d)**
                                    BIT 5,(IY+d)**
                                                      FDCB d 6D
                                                                                           DC m n
                  DDCB d 5F
                                                                        CALL C,nm
BIT 3,(IY+d)
                  FDCB d 5E
                                    BIT 5, (IY+d)**
                                                      FDCB d 6F
                                                                        CALL M, nm
                                                                                           FC m n
BIT 3,(IY+d)**
                  FDCB d 58
                                    BIT 6,A
                                                      CB77
                                                                        CALL NC, nm
                                                                                           D4 m n
BIT 3,(IY+d)**
                                    BIT 6,B
                                                      CB70
                                                                        CALL NZ,nm
                                                                                           C4 m n
                  FDCB d 59
BIT 3,(IY+d)**
                                    BIT 6,C
                                                                        CALL P,nm
                                                      CB71
                                                                                           F4 m n
                  FDCB d 5A
BIT 3,(IY+d)**
                                    BIT 6,D
                                                      CB72
                                                                        CALL PE,nm
                                                                                           EC m n
                  FDCB d 5B
                                                                        CALL PO,nm
BIT 3,(IY+d)**
                                    BIT 6,E
                                                      CB73
                                                                                           E4 m n
                  FDCB d 5C
                                    BIT 6,H
                                                      CB74
                                                                        CALL Z,nm
                                                                                           CC m n
BIT 3,(IY+d)**
                  FDCB d 5D
                                    BIT 6,L
                                                      CB75
                                                                        CCF
                                                                                           3F
```

CP A	BF	IM 1	ED56	תז	(HL),A	77
CP B	B8	IM 2**	ED7E	LD	(HL),B	70
CP C	B9	IM 2	ED5E		(HL),C	71
CP D	BA	IN A,(C)	ED78		(HL),D	72
CP E	BB	IN A,(n)	DB n	LD	,	73
CP H	BC	IN B,(C)	ED40	LD	(HL),H	74
CP L	BD	IN C,(C)	ED48	LD	(HL),L	75
CP n	FE n	IN D,(C)	ED50	LD	(HL),n	36 n
CP (HL)	BE	IN E,(C)	ED58	LD	(IX+d),A	DD77 d
CP (IX+d)	DDBE d	IN F,(C)**	ED70	LD	(IX+d),B	DD70 d
CP (IY+d)	FDBE d	IN H,(C)	ED60	LD	(IX+d),C	DD71 d
CP IXH**	DDBC	IN L,(C)	ED68	LD	(IX+d),D	DD72 d
CP IXL**	DDBD	IN (C)**	ED70	LD	(IX+d),E	DD73 d
CP IYH**	FDBC	INC (HL)	34	LD	(IX+d),H	DD74 d
CP IYL**	FDBD	INC (IX+d)	DD34 d	LD	(IX+d),L	DD75 d
CPDR	EDB9	INC (IX+d)	FD34 d	LD	(IX+d),n	DD36 d n
				LD		FD77 d
CPD	EDA9	INC A	3C		(IY+d),B	FD70 d
CPIR	EDB1	INC B	04		•	
CPI	EDA1	INC C	OC		(IY+d),C	FD71 d
CPL	2F	INC D	14		(IY+d),D	FD72 d
DAA	27	INC E	1C	LD	(IY+d),E	FD73 d
DEC (HL)	35	INC H	24	LD		FD74 d
DEC (IX+d)	DD35 d	INC L	2C	LD	(IY+d),L	FD75 d
DEC (IY+d)	FD35 d	INC BC	03	LD	(IY+d),n	FD36 d n
DEC A	3D	INC DE	13	LD	(nm),A	32 m n
DEC B	05	INC HL	23	LD	(nm),BC	ED43 m n
DEC C	OD	INC IX	DD23	LD	(nm),DE	ED53 m n
DEC D	15	INC IXH**	DD24	LD	(nm),HL	22 m n
DEC E	1D	INC IXL**	DD2C	LD	(nm),HL	ED63 m n
DEC H	25	INC IY	FD23	LD	(nm),IX	DD22 m n
DEC L	2D	INC IYH**	FD24	LD		FD22 m n
DEC BC	OB			LD	(nm),SP	ED73 m n
DEC DE	1B	INC IYL**	FD2C		A, A	7F
		INC SP	33		A,B	78
DEC HL	2B	INDR	EDBA		A,C	79
DEC IX	DD2B	IND	EDAA		A,D	73 7A
DEC IXH**	DD25	INIR	EDB2			
DEC IXL**	DD2D	INI	EDA2		A,E	7B
DEC IY	FD2B	$JP\ (C)^{\mathrm{ZX}}$	ED98		A,H	7C
DEC IYH**	FD25	JP (HL)	E9		A,I	ED57
DEC IYL**	FD2D	JP (IX)	DDE9		A,L	7D
DEC SP	3B	JP (IY)	FDE9		A,R	ED5F
DI	F3	JP nm	C3 m n		A,n	3E n
DJNZ (PC+e)	10 e	JP C,nm	DA m n		A,(BC)	OA
EI	FB	JP M,nm	FA m n	LD	A,(DE)	1A
EX (SP),HL	E3	JP NC,nm	D2 m n	LD	A,(HL)	7E
EX (SP),IX	DDE3	JP NZ,nm	C2 m n	LD	A,(IX+d)	DD7E d
EX (SP),IY	FDE3	JP P,nm	F2 m n	LD	A,(IY+d)	FD7E d
EX AF, AF'	08	JP PE,nm	EA m n	LD	A, (nm)	3A m n
EX DE, HL	EB	JP PO,nm	E2 m n	LD	A,IXH**	DD7C
		JP Z,nm	CA m n	LD	A,IXL**	DD7D
EXX	D9			I.D	A,IYH**	FD7C
HALT	76	JR e	18 e		A,IYL**	FD7D
IM 0**	ED4E	JR C,e	38 e			47
IM O**	ED66	JR NC,e	30 e		B,A	
IM O**	ED6E	JR NZ,e	20 e		B,B	40
IM O	ED46	JR Z,e	28 e		B,C	41
IM 1**	ED76	LD (BC),A	02		B,D	42
		LD (DE),A	12	LD	B,E	43

		**			
LD B,H	44	LD E,IXL**	DD5D	LD L,D	6A
LD B,L	45	LD E,IYH**	FD5C	LD L,E	6B
LD B,n	06 n	LD E, IYL**	FD5D	LD L,H	6C
LD B,(HL)	46	LD H,A	67	LD L,L	6D
LD B, (IX+d)	DD46 d	LD H,B	60	LD L,n	2E n
LD B,(IY+d)	FD46 d	LD H,C	61	LD IYL,n**	FD2E n
LD B,IXH**	DD44	LD H,D	62	LD L,(HL)	6E
LD B,IXL**	DD45	LD H,E	63	LD L,(IX+d)	DD6E d
LD B, IYH**	FD44	LD H,H	64	LD L,(IY+d)	FD6E d
ID D TVI **		LD H,L	65	LD R,A	ED4F
LD B,IYL**	FD45				
LD BC,(nm)	ED4B m n	LD H,n	26 n	LD SP,(nm)	ED7B m n
LD BC,nm	01 m n	LD H, (HL)	66	LD SP,HL	F9
LD C,A	4F	LD H,(IX+d)	DD66 d	LD SP,IX	DDF9
LD C,B	48	LD H,(IY+d)	FD66 d	LD SP, IY	FDF9
LD C,C	49	LD HL, (nm)	2A m n	LD SP,nm	31 m n
LD C,D	4A	LD HL, (nm)	ED6B m n	LDD	EDA8
LD C,E	4B	LD HL,nm	21 m n	LDDR	EDB8
		LD I,A	ED47	$\mathtt{LDDX}^{\mathrm{ZX}}$	EDAC
LD C,H	4C			LDDRX <sup>ZX</sup>	
LD C,L	4D	LD IX,(nm)	DD2A m n		EDBC
LD C,n	OE n	LD IX,nm	DD21 m n	LDI	EDAO
LD C,(HL)	4E	LD IXH,A**	DD67	LDIR	EDB0
LD C,(IX+d)	DD4E d	LD IXH,B**	DD60	$\mathtt{LDIX}^{\mathrm{ZX}}$	EDA4
LD C,(IY+d)	FD4E d	LD IXH,C**	DD61	$\mathtt{LDIRX}^{\mathrm{ZX}}$	EDB4
LD C,IXH**	DD4C	LD IXH,D**	DD62	$\mathtt{LDPIRX}^{\mathrm{ZX}}$	EDB7
LD C, IMI		LD IXII,D		$ t LDWS^{ZX}$	EDA5
LD C,IXL**	DD4D	LD IXH,E**	DD63	MIRROR A <sup>ZX</sup>	EDA0
LD C, IYH**	FD4C	LD IXH,IXH**	DD64		
LD C, IYL**	FD4D	LD IXH,IXL**	DD65	MUL D,E <sup>ZX</sup>	ED30
LD D,A	57	LD IXH,n**	DD26 n	NEG**	ED4C
LD D,B	50	LD IXL,A**	DD6F	NEG**	ED54
LD D,C	51	LD IXL,B**	DD68	NEG**	ED5C
LD D,D	52	LD IAL,D		NEG**	ED64
		LD IXL,C**	DD69	NEG**	ED6C
LD D,E	53	LD IXL,D**	DD6A	NEG**	
LD D,H	54	LD IXL,E**	DD6B	NEG**	ED74
LD D,L	55	LD IXL,IXH**	DD6C	NEG**	ED7C
LD D,n	16 n	LD IXL, IXL**	DD6D	NEG	ED44
LD D,(HL)	56	LD IXL,n**	DD2E n	NEXTREG $r$ , $\mathtt{n}^{\mathrm{ZX}}$	ED91 r n
LD D,(IX+d)	DD56 d	LD IXL, II LD IY, (nm)		NEXTREG $r$ , $A^{\mathrm{ZX}}$	ED92 r
LD D,(IY+d)	FD56 d		FD2A m n	NOP	00
LD D, IXH**	DD54	LD IY,nm	FD21 m n	OR A	В7
LD D,IXL**		LD IYH,A**	FD67	OR B	B0
LD D, IAL	DD55	LD IYH,B**	FD60		
LD D, IYH**	FD54	LD IYH,C**	FD61	OR C	B1
LD D, IYL**	FD55	LD IYH,D**	FD62	OR D	B2
LD DE,(nm)	ED5B m n	LD IYH,E**		OR E	B3
LD DE,nm	11 m n	LD III,E	FD63	OR H	B4
LD E,A	5F	LD IYH,IYH**	FD64	OR L	B5
LD E,B	58	LD IYH,IYL**	FD65	OR n	F6 n
		LD IYH,n**	FD26 n	OR (HL)	B6
LD E,C	59	LD IYL,A**	FD6F	OR (IX+d)	DDB6 d
LD E,D	5A	LD IYL,B**	FD68		
LD E,E	5B	ID TVI C**		OR (IY+d)	FDB6 d
LD E,H	5C	LD IYL,C**	FD69	OR IXH**	DDB4
LD E,L	5D	LD IYL,D**	FD6A	OR IXL**	DDB5
LD E,n	1E n	LD IYL,E**	FD6B	OR IYH**	FDB4
LD E, (HL)	5E	LD IYL,IYH**	FD6C	OR IYL**	FDB5
LD E,(IX+d)	DD5E d	LD IYL, IYL**	FD6D	OTDR	EDBB
LD E, (IY+d)	FD5E d	LD L,A	6F	OTIR	EDBB EDB3
		LD L,B	68		
LD E,IXH**	DD5C		69	OUT (C),0**	ED71
		LD L,C	UB		

```
OUT (C),A
                   ED79
                                     RES 1,L
                                                        CB8D
                                                                          RES 3,(IX+d),H**
                                                                                             DDCB d 9C
OUT (C),B
                   ED41
                                     RES 1, (HL)
                                                        CB8E
                                                                          RES 3, (IX+d), L^*
                                                                                             DDCB d 9D
                                     RES 1,(IX+d)
OUT (C),C
                   ED49
                                                        DDCB d 8E
                                                                          RES 3, (IY+d)
                                                                                              FDCB d 9E
                                                                          RES 3,(IY+d),A**
OUT (C),D
                   ED51
                                     RES 1, (IX+d), A^{3}
                                                        DDCB d 8F
                                                                                              FDCB d 9F
OUT (C),E
                   ED59
                                     RES 1,(IX+d),B**
                                                                          RES 3,(IY+d),B**
                                                        DDCB d 88
                                                                                              FDCB d 98
                                                                          RES 3,(IY+d),C^{**}
OUT (C),H
                   ED61
                                     RES 1,(IX+d),C**
                                                        DDCB d 89
                                                                                              FDCB d 99
                                     RES 1,(IX+d),D**
                                                                          RES 3,(IY+d),D^{**}
OUT (C),L
                   ED69
                                                        DDCB d 8A
                                                                                             FDCB d 9A
OUT (n),A
                   D3 n
                                     RES 1,(IX+d),E**
                                                        DDCB d 8B
                                                                          RES 3,(IY+d),E**
                                                                                             FDCB d 9B
OUTD
                   EDAB
                                                                          RES 3,(IY+d),H^{**}
                                     RES 1,(IX+d),H**
                                                        DDCB d 8C
                                                                                              FDCB d 9C
OUTI
                   EDA3
                                     RES 1,(IX+d),L**
                                                                          RES 3,(IY+d),L**
                                                        DDCB d 8D
                                                                                             FDCB d 9D
\mathtt{OUTINB}^{\mathrm{ZX}}
                   ED90
                                                        FDCB d 8E
                                     RES 1, (IY+d)
                                                                          RES 4,A
                                                                                              CBA7
PIXELAD^{ZX}
                   FD94
                                     RES 1,(IY+d),A**
                                                                          RES 4,B
                                                        FDCB d 8F
                                                                                              CBA0
PIXELDN^{ZX}
                   ED93
                                     RES 1,(IY+d),B**
                                                                          RES 4,C
                                                                                              CBA1
                                                        FDCB d 88
POP AF
                   F1
                                     RES 1,(IY+d),C**
                                                                          RES 4,D
                                                                                              CBA2
                                                        FDCB d 89
POP BC
                   C1
                                     RES 1,(IY+d),D**
                                                                          RES 4,E
                                                                                              CBA3
                                                        FDCB d 8A
POP DE
                   D1
                                     RES 1,(IY+d),E**
                                                                          RES 4,H
                                                                                              CBA4
                                                        FDCB d 8B
POP HL
                   E1
                                     RES 1,(IY+d),H**
                                                                          RES 4,L
                                                                                              CBA5
                                                        FDCB d 8C
POP IX
                   DDE1
                                                                          RES 4,(HL)
                                                                                              CBA6
                                     RES 1, (IY+d), L*
                                                        FDCB d 8D
POP IY
                   FDE1
                                                                                              DDCB d A6
                                                                          RES 4, (IX+d)
                                     RES 2,A
                                                        CB97
                   F5
PUSH AF
                                                                          RES 4,(IX+d),A**
                                                                                              DDCB d A7
                                     RES 2,B
                                                        CB90
PUSH BC
                   C5
                                                                          RES 4, (IX+d), B^{**}
                                                                                              DDCB d AO
                                     RES 2,C
                                                        CB91
PUSH DE
                   D5
                                                                          RES 4,(IX+d),C**
                                     RES 2,D
                                                                                              DDCB d A1
                                                        CB92
                   E5
PUSH HL
                                                                          RES 4,(IX+d),D**
                                     RES 2,E
                                                                                             DDCB d A2
                                                        CB93
PUSH IX
                   DDE5
                                                                          RES 4,(IX+d),E**
                                     RES 2,H
                                                        CB94
                                                                                              DDCB d A3
PUSH IY
                   FDE5
                                                                          RES 4,(IX+d),H**
                                     RES 2,L
                                                        CB95
                                                                                              DDCB d A4
PUSH nm^{ZX}
                   ED8A n m
                                     RES 2, (HL)
                                                        CB96
                                                                          RES 4, (IX+d), L**
                                                                                              DDCB d A5
RES O, A
                   CB87
                                     RES 2, (IX+d)
                                                        DDCB d 96
                                                                          RES 4, (IY+d)
                                                                                              FDCB d A6
RES 0,B
                   CB80
                                     RES 2,(IX+d),A**
                                                                          RES 4,(IY+d),A^{**}
                                                        DDCB d 97
                                                                                              FDCB d A7
RES 0,C
                   CB81
                                     RES 2,(IX+d),B^{**}
                                                                          RES 4,(IY+d),B**
                                                        DDCB d 90
                                                                                              FDCB d AO
RES 0,D
                   CB82
                                     RES 2,(IX+d),C^{**}
                                                                          RES 4,(IY+d),C**
                                                        DDCB d 91
                                                                                              FDCB d A1
RES 0,E
                   CB83
                                     RES 2, (IX+d), D**
                                                                          RES 4,(IY+d),D**
                                                        DDCB d 92
                                                                                              FDCB d A2
RES 0,H
                   CB84
                                     RES 2,(IX+d),E**
                                                                          RES 4,(IY+d),E^{**}
                                                        DDCB d 93
                                                                                              FDCB d A3
RES 0,L
                   CB85
                                     RES 2,(IX+d),H^{**}
                                                                          RES 4, (IY+d), H**
                                                        DDCB d 94
                                                                                             FDCB d A4
RES 0,(HL)
                   CB86
                                     RES 2,(IX+d),L**
                                                                          RES 4,(IY+d),L^{**}
                                                        DDCB d 95
                                                                                              FDCB d A5
                   DDCB d 86
RES 0,(IX+d)
                                     RES 2, (IY+d)
                                                        FDCB d 96
                                                                          RES 5,A
                                                                                              CBAF
RES 0,(IX+d),A**
                   DDCB d 87
                                     RES 2, (IY+d), A^{*}
                                                        FDCB d 97
                                                                          RES 5,B
                                                                                              CBA8
RES 0,(IX+d),B**
                  DDCB d 80
                                     RES 2,(IY+d),B**
                                                                          RES 5,C
                                                        FDCB d 90
                                                                                              CBA9
RES 0,(IX+d),C**
                  DDCB d 81
                                     RES 2, (IY+d), C^{**}
                                                                          RES 5,D
                                                                                              CBAA
                                                        FDCB d 91
RES 0,(IX+d),D**
                  DDCB d 82
                                     RES 2,(IY+d),D**
                                                                          RES 5,E
                                                                                              CBAB
RES 0,(IX+d),E**
                                                        FDCB d 92
                  DDCB d 83
                                     RES 2, (IY+d), E**
                                                                          RES 5,H
                                                                                              CBAC
                                                        FDCB d 93
RES 0,(IX+d),H**
                  DDCB d 84
                                                                          RES 5,L
                                                                                              CBAD
                                     RES 2, (IY+d), H**
                                                        FDCB d 94
RES 0,(IX+d),L**
                  DDCB d 85
                                                                          RES 5, (HL)
                                                                                              CBAE
                                     RES 2, (IY+d), L**
                                                        FDCB d 95
RES 0, (IY+d)
                   FDCB d 86
                                                                          RES 5, (IX+d)
                                                                                              DDCB d AE
                                     RES 3,A
                                                        CB9F
RES 0, (IY+d), A
                   FDCB d 87
                                                                          RES 5,(IX+d),A**
                                                                                              DDCB d AF
                                     RES 3,B
                                                        CB98
RES 0,(IY+d),B^{**}
                   FDCB d 80
                                                                          RES 5,(IX+d),B**
                                                                                              DDCB d A8
                                     RES 3,C
                                                        CB99
RES 0,(IY+d),C**
                   FDCB d 81
                                                                          RES 5,(IX+d),C**
                                                                                             DDCB d A9
                                     RES 3,D
                                                        CB9A
RES 0,(IY+d),D**
                  FDCB d 82
                                                                          RES 5,(IX+d),D^{**}
                                                                                              DDCB d AA
                                     RES 3,E
                                                        CB9B
RES 0,(IY+d),E^{**}
                  FDCB d 83
                                                                          RES 5, (IX+d), E^{**}
                                                                                              DDCB d AB
                                     RES 3,H
                                                        CB9C
RES 0,(IY+d),H^{**}
                  FDCB d 84
                                                                          RES 5,(IX+d),H**
                                     RES 3,L
                                                        CB9D
                                                                                              DDCB d AC
RES 0,(IY+d),L**
                  FDCB d 85
                                     RES 3, (HL)
                                                        CB9E
                                                                          RES 5, (IX+d), L^{**}
                                                                                             DDCB d AD
RES 1,A
                   CB8F
                                     RES 3, (IX+d)
                                                        DDCB d 9E
                                                                          RES 5, (IY+d)
                                                                                              FDCB d AE
RES 1,B
                   CB88
                                     RES 3,(IX+d),A^{**}
                                                                          RES 5,(IY+d),A**
                                                        DDCB d 9F
                                                                                              FDCB d AF
RES 1,C
                   CB89
                                     RES 3,(IX+d),B**
                                                                          RES 5,(IY+d),B**
                                                        DDCB d 98
                                                                                              FDCB d A8
RES 1,D
                   CB8A
                                     RES 3,(IX+d),C^{**}
                                                                          RES 5,(IY+d),C**
                                                        DDCB d 99
                                                                                             FDCB d A9
                   CB8B
RES 1,E
                                     RES 3,(IX+d),D**
                                                                          RES 5,(IY+d),D**
                                                        DDCB d 9A
                                                                                             FDCB d AA
RES 1,H
                   CB8C
                                     RES 3,(IX+d),E**
                                                                          RES 5, (IY+d), E**
                                                        DDCB d 9B
                                                                                             FDCB d AB
```

DDG 5 (TV. 1) ***	ED 0D 1 40	D.T. D.	<b>T</b> 0	DIG (TH. 1) D**	
RES 5, (IY+d), H**	FDCB d AC	RET P	F0	RLC (IY+d),D**	FDCB d 02
RES 5,(IY+d),L**	FDCB d AD	RET Z	C8	RLC (IY+d),E**	FDCB d 03
RES 6,A	CBB7	RETI	ED4D	RLC (IY+d),H**	FDCB d 04
RES 6,B	CBB0	RETN**	ED55	RLC (IY+d),L**	FDCB d 05
RES 6,C	CBB1	RETN**	ED5D	RLCA	07
RES 6,D	CBB2	RETN**	ED65	RLD	ED6F
RES 6,E	CBB3	RETN**	ED6D	RR A	CB1F
RES 6,H	CBB4	RETN**	ED75	RR B	CB18
RES 6,L	CBB5	RETN**	ED7D	RR C	CB19
RES 6,(HL)	CBB6	RETN	ED45	RR D	CB1A
RES 6,(IX+d)	DDCB d B6	RET	C9	RR E	CB1B
RES 6, (IX+d), A**	DDCB d B7	RL A	CB17	RR H	CB1C
RES 6,(IX+d),B**	DDCB d BO	RL B	CB10	RR L	CB1D
RES 6,(IX+d),C**	DDCB d B1	RL C	CB11	RR (HL)	CB1E
RES 6,(IX+d),D**	DDCB d B2	RL D	CB12	RR (IX+d)	DDCB d 1E
RES 6,(IX+d),E**	DDCB d B3	RL E	CB13	RR (IX+d),A**	DDCB d 1F
RES 6,(IX+d), $H^{**}$	DDCB d B4	RL H	CB14	RR (IX+d),B**	DDCB d 18
RES 6,(IX+d), $L^{**}$	DDCB d B5	RL L	CB15	RR (IX+d),C**	DDCB d 19
RES 6,(IY+d)	FDCB d B6	RL (HL)	CB16	RR (IX+d),D**	DDCB d 1A
RES 6,(IY+d), $A^{**}$	FDCB d B7	RL (IX+d)	DDCB d 16	RR (IX+d),E**	DDCB d 1B
RES 6, $(IY+d)$ , $B^{**}$	FDCB d BO	RL (IX+d),A**	DDCB d 17	RR (IX+d),H**	DDCB d 1C
RES 6, $(IY+d)$ , $C^{**}$	FDCB d B1	RL (IX+d),B**	DDCB d 10	RR (IX+d), $L^{**}$	DDCB d 1D
RES 6,(IY+d),D**	FDCB d B2	RL (IX+d),C**	DDCB d 11	RR (IY+d)	FDCB d 1E
RES 6, (IY+d), E**	FDCB d B3	RL (IX+d),D**	DDCB d 12	RR (IY+d),A**	FDCB d 1F
RES 6,(IY+d),H**	FDCB d B4	$RL (IX+d), E^{**}$	DDCB d 13	RR (IY+d),B**	FDCB d 18
RES 6, (IY+d), L**	FDCB d B5	RL (IX+d),H**	DDCB d 14	RR (IY+d),C**	FDCB d 19
RES 7,A	CBBF	RL (IX+d),L**	DDCB d 15	RR (IY+d),D**	FDCB d 1A
RES 7,B	CBB8	RL (IY+d)	FDCB d 16	RR (IY+d),E**	FDCB d 1B
RES 7,C	CBB9	RL (IY+d),A**	FDCB d 17	RR (IY+d),H**	FDCB d 1C
RES 7,D	CBBA	RL (IY+d),B**	FDCB d 10	RR (IY+d),L**	FDCB d 1D
RES 7,E	CBBB	RL (IY+d),C**	FDCB d 11	RRA	1F
RES 7,H	CBBC	RL (IY+d),D**	FDCB d 12	RRC A	CBOF
RES 7,L	CBBD	RL (IY+d),E**	FDCB d 13	RRC B	CB08
RES 7,(HL)	CBBE	RL (IY+d),H**	FDCB d 14	RRC C	CB09
RES 7,(IX+d)	DDCB d BE	RL (IY+d),L**	FDCB d 15	RRC D	CBOA
RES 7,(IX+d), $A^{**}$	DDCB d BF	RLA	17	RRC E	CBOB
RES 7,(IX+d),B**	DDCB d B8	RLC A	CB07	RRC H	CBOC
RES 7,(IX+d), $C^{**}$	DDCB d B9	RLC B	CB00	RRC L	CBOD
RES 7,(IX+d),D**	DDCB d BA	RLC C	CB01	RRC (HL)	CB0E
RES 7,(IX+d), $E^{**}$	DDCB d BB	RLC D	CB02	RRC (IX+d)	DDCB d OE
RES 7,(IX+d),H**	DDCB d BC	RLC E	CB03	RRC (IX+d),A**	DDCB d OF
RES 7, (IX+d), L**	DDCB d BD	RLC H	CB04	RRC (IX+d),B**	DDCB d 08
RES 7,(IY+d)	FDCB d BE	RLC L	CB05	RRC (IX+d),C**	DDCB d 09
RES 7, (IY+d), A**	FDCB d BF	RLC (HL)	CB06	RRC (IX+d),D**	DDCB d OA
RES 7, (IY+d), B**	FDCB d B8	RLC (IX+d)	DDCB d 06	RRC (IX+d),E**	DDCB d OB
RES 7, (IY+d), C**	FDCB d B9	RLC (IX+d),A**	DDCB d 07	RRC (IX+d),H**	DDCB d OC
RES 7, (IY+d), D**	FDCB d BA	RLC (IX+d),B**	DDCB d 00	RRC (IX+d),L**	DDCB d OD
RES 7, (IY+d), E**	FDCB d BB	RLC (IX+d),C**	DDCB d 01	RRC (IY+d)	FDCB d OE
RES 7, (IY+d), H**	FDCB d BC	RLC (IX+d),D**	DDCB d 02	RRC (IY+d),A**	FDCB d OF
RES 7, (IY+d), L**	FDCB d BD	RLC (IX+d),E**	DDCB d 03	RRC (IY+d),B**	FDCB d 08
RET C	D8	RLC (IX+d),H**	DDCB d 04	RRC (IY+d),C**	FDCB d 09
RET M	F8	RLC (IX+d),L**	DDCB d 05	RRC (IY+d),D**	FDCB d OA
RET NC	DO	RLC (IY+d)	FDCB d 06	RRC (IY+d),E**	FDCB d OB
RET NZ	CO	RLC (IY+d),A**	FDCB d 07	RRC (IY+d),H**	FDCB d OB
RET PE	E8	RLC (IY+d),B**	FDCB d 00	RRC (IY+d),L**	FDCB d OC
RET PO	EO	RLC (IY+d),C**	FDCB d 01	RRCA	OF
·— <del>-</del>	-	(11.4/,0	4 01		J.

RRD	ED67	SET 1,D	CBCA	SET 3,(IX+d),C**	DDCB d D9
RST OH	C7	SET 1,E	CBCB	SET 3,(IX+d),D**	DDCB d DA
RST 10H	D7	SET 1,H	CBCC	SET 3,(IX+d),E**	DDCB d DB
RST 18H	DF	SET 1,L	CBCD	SET 3,(IX+d),H**	DDCB d DC
RST 20H	E7	SET 1,(HL)	CBCE	SET 3,(IX+d),L**	DDCB d DD
RST 28H	EF	SET 1,(IX+d)	DDCB d CE	SET 3, (IY+d)	FDCB d DE
RST 30H	F7	SET 1,(IX+d),A**	DDCB d CF	SET 3, (IY+d), A**	FDCB d DF
RST 38H	FF	SET 1,(IX+d),B**	DDCB d C8	SET 3, (IY+d), B**	FDCB d D8
RST 8H	CF	SET 1,(IX+d),C**	DDCB d C9	SET 3,(II+d),B SET 3,(IY+d),C**	FDCB d D0
SBC A,A	9F	SET 1,(IX+d),D**	DDCB d CA		
SBC A,B	98	SET 1,(IX+d),E**	DDCB d CR	SET 3,(IY+d),D**	FDCB d DA
SBC A,C	99	SET 1, (IX+d), H**	DDCB d CC	SET 3,(IY+d),E**	FDCB d DB
SBC A,D	9A	SET 1, (IX+d), L**		SET 3,(IY+d),H**	FDCB d DC
SBC A,E	9B		DDCB d CD	SET 3,(IY+d),L**	FDCB d DD
SBC A,H	9C	SET 1, (IY+d)	FDCB d CE	SET 4,A	CBE7
SBC A,L	9D	SET 1, (IY+d), A**	FDCB d CF	SET 4,B	CBE0
SBC A,n	DE n	SET 1, (IY+d), B**	FDCB d C8	SET 4,C	CBE1
SBC A, (HL)	9E	SET 1, (IY+d), C**	FDCB d C9	SET 4,D	CBE2
SBC A, (IX+d)	DD9E d	SET 1,(IY+d),D**	FDCB d CA	SET 4,E	CBE3
SBC A, (IY+d)	FD9E d	SET 1,(IY+d),E**	FDCB d CB	SET 4,H	CBE4
SBC A,IXH**	DD9C	SET 1,(IY+d),H**	FDCB d CC	SET 4,L	CBE5
SBC A,IXL**	DD9D	SET 1,(IY+d),L**	FDCB d CD	SET 4,(HL)	CBE6
SBC A,IYH**	FD9C	SET 2,A	CBD7	SET 4,(IY+d)	FDCB d E6
SBC A,IYL**	FD9D	SET 2,B	CBD0	SET 4,(IX+d),A**	DDCB d E7
SBC HL,BC	ED42	SET 2,C	CBD1	SET 4,(IX+d),B**	DDCB d E0
SBC HL,DE	ED42 ED52	SET 2,D	CBD2	SET 4,(IX+d),C**	DDCB d E1
SBC HL, HL	ED62	SET 2,E	CBD3	SET $4$ ,(IX+d), $D^{**}$	DDCB d E2
	ED72	SET 2,H	CBD4	SET $4$ ,(IX+d), $E^{**}$	DDCB d E3
SBC HL,SP SCF	37	SET 2,L	CBD5	SET 4,(IX+d),H**	DDCB d E4
SET 0,A	CBC7	SET 2,(HL)	CBD6	SET 4,(IX+d),L**	DDCB d E5
SET 0, B		SET 2,(IX+d)	DDCB d D6	SET 4,(IY+d)	FDCB d E6
SET 0,6	CBC0 CBC1	SET 2,(IX+d),A**	DDCB d D7	SET 4,(IY+d),A**	FDCB d E7
SET 0,C	CBC1 CBC2	SET 2,(IX+d), $B^{**}$	DDCB d DO	SET 4,(IY+d),B**	FDCB d E0
SET 0,E	CBC3	SET 2,(IX+d), $C^{**}$	DDCB d D1	SET 4,(IY+d),C**	FDCB d E1
SET O,H	CBC4	SET 2,(IX+d), $D^{**}$	DDCB d D2	SET 4,(IY+d),D**	FDCB d E2
SET 0,L	CBC5	SET 2,(IX+d), $E^{**}$	DDCB d D3	SET 4,(IY+d),E**	FDCB d E3
SET 0, (HL)	CBC6	SET 2,(IX+d), $H^{**}$	DDCB d D4	SET 4, (IY+d), H**	FDCB d E4
SET 0, (IX+d)	DDCB d C6	SET 2,(IX+d),L**	DDCB d D5	SET 4, (IY+d), L**	FDCB d E5
		SET 2,(IY+d)	FDCB d D6	SET 5,A	CBEF
SET 0, (IX+d), A**	DDCB d C7	SET 2,(IY+d),A**	FDCB d D7	SET 5,B	CBE8
SET 0, (IX+d), B**	DDCB d CO	SET 2,(IY+d),B**	FDCB d DO	SET 5,C	CBE9
SET 0,(IX+d),C**	DDCB d C1	SET 2,(IY+d),C**	FDCB d D1	SET 5,D	CBEA
SET 0,(IX+d),D**	DDCB d C2	SET 2,(IY+d),D**	FDCB d D2	SET 5,E	CBEB
SET 0,(IX+d),E**	DDCB d C3	SET 2, (IY+d), E**	FDCB d D3	SET 5,H	CBEC
SET 0,(IX+d),H**	DDCB d C4	SET 2, (IY+d), H**	FDCB d D4	SET 5,L	CBED
SET 0,(IX+d),L**	DDCB d C5	SET 2, (IY+d), L**	FDCB d D5	SET 5,(HL)	CBEE
SET 0,(IY+d)	FDCB d C6	SET 2,(11+d),L SET 3,A	CBDF	SET 5, (IX+d)	DDCB d EE
SET 0,(IY+d),A**	FDCB d C7	SET 3,B	CBDF CBD8	SET 5,(IX+d),A**	DDCB d EF
SET 0,(IY+d),B**	FDCB d CO	SET 3,C	CBD9	SET 5, (IX+d), B**	DDCB d E8
SET 0,(IY+d),C**	FDCB d C1	SET 3,D	CBD9	SET 5, (IX+d), C**	DDCB d E0
SET 0,(IY+d),D**	FDCB d C2	SET 3,E	CBDB	SET 5, (IX+d), D**	DDCB d EA
SET 0,(IY+d),E**	FDCB d C3	SET 3,H	CBDC		
SET 0,(IY+d),H**	FDCB d C4	SET 3,L	CBDC	SET 5, (IX+d), E**	DDCB d EB
SET 0,(IY+d),L**	FDCB d C5	SET 3,(HL)	CBDE	SET 5, (IX+d), H**	DDCB d EC
SET 1,A	CBCF	SET 3,(IY+d)	FDCB d DE	SET 5,(IX+d),L**	DDCB d ED
SET 1,B	CBC8	SET 3,(IX+d),A**	DDCB d DF	SET 5, (IY+d)	FDCB d EE
SET 1,C	CBC9	SET 3, (IX+d), B**		SET 5, (IY+d), A**	FDCB d EF
		υμι υ, (IATU), B	DDCB d D8	SET 5,(IY+d),B**	FDCB d E8

```
SET 5,(IY+d),C**
                                     SLA C
                                                                           SRA (IX+d),A**
                                                                                              DDCB d 2F
                  FDCB d E9
                                                         CB21
SET 5, (IY+d), D**
                   FDCB d EA
                                     SLA D
                                                         CB22
                                                                           SRA (IX+d), B^*
                                                                                              DDCB d 28
                                     SLA E
SET 5, (IY+d), E**
                   FDCB d EB
                                                         CB23
                                                                           SRA (IX+d), C^{**}
                                                                                              DDCB d 29
                                     SLA H
                                                         CB24
SET 5,(IY+d),H**
                   FDCB d EC
                                                                           SRA (IX+d),D**
                                                                                              DDCB d 2A
SET 5,(IY+d),L**
                                     SLA L
                                                         CB25
                                                                           SRA (IX+d),E^{**}
                   FDCB d ED
                                                                                              DDCB d 2B
                                     SLA (HL)
                                                         CB26
                                                                           SRA (IX+d),H**
SET 6,A
                   CBF7
                                                                                              DDCB d 2C
                                     SLA (IX+d)
                                                        DDCB d 26
SET 6,B
                   CBF0
                                                                           SRA (IX+d),L*
                                                                                              DDCB d 2D
                                     SLA (IX+d),A**
SET 6,C
                   CBF1
                                                        DDCB d 27
                                                                           SRA (IY+d)
                                                                                              FDCB d 2E
                                     SLA (IX+d),B^{**}
SET 6,D
                                                        DDCB d 20
                                                                           SRA (IY+d),A**
                   CBF2
                                                                                              FDCB d 2F
                                     SLA (IX+d),C*
                                                        DDCB d 21
SET 6,E
                   CBF3
                                                                           SRA (IY+d),B**
                                                                                              FDCB d 28
                                     SLA (IX+d),D**
SET 6,H
                   CBF4
                                                        DDCB d 22
                                                                           SRA (IY+d),C**
                                                                                              FDCB d 29
                                     SLA (IX+d),E**
SET 6,L
                   CBF5
                                                        DDCB d 23
                                                                           SRA (IY+d),D**
                                                                                              FDCB d 2A
SET 6, (HL)
                   CBF6
                                     SLA (IX+d),H**
                                                         DDCB d 24
                                                                           SRA (IY+d),E**
                                                                                              FDCB d 2B
SET 6, (IX+d)
                   DDCB d F6
                                     SLA (IX+d),L^*
                                                         DDCB d 25
                                                                           SRA (IY+d),H**
                                                                                              FDCB d 2C
SET 6, (IX+d), A^*
                   DDCB d F7
                                     SLA (IY+d)
                                                        FDCB d 26
                                                                           SRA (IY+d),L**
                                                                                              FDCB d 2D
                                     SLA (IY+d),A**
SET 6, (IX+d), B^{**}
                   DDCB d FO
                                                         FDCB d 27
                                                                           SRL A
                                                                                              CB3F
SET 6,(IX+d),C**
                   DDCB d F1
                                     SLA (IY+d),B**
                                                        FDCB d 20
                                                                           SRL B
                                                                                              CB38
SET 6,(IX+d),D**
                  DDCB d F2
                                     SLA (IY+d),C**
                                                        FDCB d 21
                                                                           SRL C
                                                                                              CB39
SET 6, (IX+d), E** DDCB d F3
                                     SLA (IY+d),D^*
                                                         FDCB d 22
                                                                           SRL D
                                                                                              CB3A
SET 6,(IX+d),H** DDCB d F4
                                     SLA (IY+d), E^{*}
                                                        FDCB d 23
                                                                           SRL E
                                                                                              CB3B
SET 6,(IX+d),L** DDCB d F5
                                     SLA (IY+d),H**
                                                         FDCB d 24
                                                                           SRL H
                                                                                              CB3C
SET 6, (IY+d)
                   FDCB d F6
                                     SLA (IY+d),L**
                                                         FDCB d 25
                                                                           SRL L
                                                                                              CB3D
SET 6,(IY+d),A**
                   FDCB d F7
                                     SLI (HL)**
                                                                           SRL (HL)
                                                                                              CB3E
                                                         CB36
SET 6,(IY+d),B**
                                     {\tt SLI}~{\tt A}^{**}
                  FDCB d FO
                                                                           SRL (IX+d)
                                                                                              DDCB d 3E
                                                         CB37
SET 6,(IY+d),C**
                  FDCB d F1
                                     SLI B**
                                                                           SRL (IX+d),A
                                                                                              DDCB d 3F
                                                         CB30
SET 6, (IY+d), D**
                                     SLI C**
                                                                           SRL (IX+d), B^*
                  FDCB d F2
                                                                                              DDCB d 38
                                                         CB31
SET 6, (IY+d), E**
                   FDCB d F3
                                     SLI D**
                                                                           SRL (IX+d), C^{**}
                                                                                              DDCB d 39
                                                         CB32
SET 6, (IY+d), H**
                                                                           SRL (IX+d),D**
                                     SLI E**
                  FDCB d F4
                                                                                              DDCB d 3A
                                                         CB33
SET 6,(IY+d),L**
                                                                           SRL (IX+d),E**
                                     SLI H**
                   FDCB d F5
                                                                                              DDCB d 3B
                                                         CB34
SET 7,A
                   CBFF
                                                                           SRL (IX+d),H*
                                                                                              DDCB d 3C
                                     SLI L**
                                                         CB35
SET 7,B
                                     SLI (IX+d)**
                   CBF8
                                                                           SRL (IX+d),L**
                                                                                              DDCB d 3D
                                                         DDCB d 36
SET 7,C
                   CBF9
                                     SLI (IX+d),A**
                                                                           SRL (IY+d)
                                                                                              FDCB d 3E
                                                        DDCB d 37
                                                                           SRL (IY+d),A**
SET 7,D
                   CBFA
                                                                                              FDCB d 3F
                                     SLI (IX+d),B*
                                                         DDCB d 30
SET 7,E
                   CBFB
                                                                           SRL (IY+d),B**
                                                                                              FDCB d 38
                                     SLI (IX+d),C**
                                                        DDCB d 31
SET 7,H
                   CBFC
                                                                           SRL (IY+d),C**
                                                                                              FDCB d 39
                                     SLI (IX+d),D**
                                                        DDCB d 32
SET 7,L
                   CBFD
                                     SLI (IX+d),E**
                                                                           SRL (IY+d),D*
                                                                                              FDCB d 3A
                                                        DDCB d 33
SET 7, (HL)
                   CBFE
                                     SLI (IX+d),H**
                                                                           SRL (IY+d),E**
                                                                                              FDCB d 3B
                                                        DDCB d 34
SET 7, (IX+d)
                   DDCB d FE
                                                                           SRL (IY+d),H**
                                                                                              FDCB d 3C
                                     SLI (IX+d),L
                                                        DDCB d 35
SET 7,(IX+d),A**
                   DDCB d FF
                                                                           SRL (IY+d),L<sup>*</sup>
                                                                                              FDCB d 3D
                                     SLI (IY+d)*
                                                        FDCB d 36
SET 7,(IX+d),B^{**}
                   DDCB d F8
                                     SLI (IY+d),A**
                                                                           SUB A
                                                                                              97
                                                         FDCB d 37
SET 7,(IX+d),C**
                  DDCB d F9
                                                                           SUB B
                                                                                              90
                                     SLI (IY+d),B**
                                                         FDCB d 30
SET 7,(IX+d),D^{**}
                  DDCB d FA
                                                                           SUB C
                                                                                              91
                                     SLI (IY+d),C*
                                                        FDCB d 31
SET 7, (IX+d), E** DDCB d FB
                                                                           SUB D
                                                                                              92
                                     SLI (IY+d),D*
                                                        FDCB d 32
SET 7,(IX+d),H**
                   DDCB d FC
                                                                           SUB E
                                                                                              93
                                     SLI (IY+d),E**
                                                         FDCB d 33
SET 7, (IX+d), L**
                   DDCB d FD
                                                                           SUB H
                                                                                              94
                                     SLI (IY+d),H**
                                                        FDCB d 34
SET 7, (IY+d)
                   FDCB d FE
                                                                           SUB L
                                                                                              95
                                     SLI (IY+d),L**
                                                        FDCB d 35
SET 7, (IY+d), A
                   FDCB d FF
                                                                                              D6 n
                                                                           SUB n
                                     SRA A
                                                         CB2F
SET 7, (IY+d), B**
                                                                           SUB (HL)
                  FDCB d F8
                                                                                              96
                                     SRA B
                                                         CB28
SET 7,(IY+d),C**
                   FDCB d F9
                                                                           SUB (IX+d)
                                                                                              DD96 d
                                     SRA C
                                                         CB29
SET 7, (IY+d), D**
                   FDCB d FA
                                                                           SUB (IY+d)
                                                                                              FD96 d
                                     SRA D
                                                         CB2A
SET 7, (IY+d), E**
                                                                           SUB IXH*
                                                                                              DD94
                  FDCB d FB
                                     SRA E
                                                         CB2B
SET 7,(IY+d),H**
                                                                           {\rm SUB}\ {\rm IXL}^{**}
                                                                                              DD95
                  FDCB d FC
                                     SRA H
                                                         CB2C
                                                                           SUB IYH**
                                                                                              FD94
SET 7, (IY+d), L*
                  FDCB d FD
                                     SRA L
                                                         CB2D
\mathtt{SETAE}^{\mathrm{ZX}}
                                                                           SUB IYL**
                                                                                              FD95
                   ED95
                                     SRA (HL)
                                                         CB2E
                                                                           {\tt SWAPNIB}^{\rm ZX}
                                                                                              ED23
SLA A
                   CB27
                                     SRA (IX+d)
                                                         DDCB d 2E
                                                                           TEST n<sup>ZX</sup>
SLA B
                                                                                              ED27 n
                   CB20
```

#### APPENDIX A. INSTRUCTIONS SORTED BY MNEMONIC

XOR A	AF	XOR H	AC	XOR (IY+d)	FDAE d
XOR B	A8	XOR L	AD	XOR IXH**	DDAC
XOR C	A9	XOR n	EE n	XOR IXL**	DDAD
XOR D	AA	XOR (HL)	AE	XOR IYH**	FDAC
XOR E	AB	XOR (IX+d)	DDAE d	XOR IYL**	FDAD

This page intentionally left empty

# Appendix B

# Instructions Sorted by Opcode

Instructions marked with  $^{**}$  are undocumented. Instructions marked with  $^{\rm ZX}$  are ZX Spectrum Next extended.

01 m n         LD BC,nm         25         DEC H         49         LD C,C           02         LD (BC),A         26 n         LD H,n         4A         LD C,D           03         INC BC         27         DAA         4B         LD C,E           04         INC B         28 e         JR Z,e         4C         LD C,H           05         DEC B         29         ADD HL,HL         4D         LD C,L           06 n         LD B,n         2A m n         LD HL,(nm)         4E         LD C,(HL)           07         RLCA         2B         DEC HL         4F         LD C,         LD C,B           08         EX AF,AF'         2C         INC L         50         LD D,B         DB         DB         DB         LD D,B         DB         DB         LD D,B         DB         DB         LD D,B         DB         DBC L         LD D,B         DB         DB         LD D,B         DB         DBC L         LD D,B         DB         DB         LD D,C         DB         DBC L         LD D,B         DB         DB         LD D,D         DB         DB         LD D,D         DB         DB         LD D,D         DB         LD D,D         DB	00	NOP	24	INC H	48	LD C,B
03         INC BC         27         DAA         4B         LD C,E           04         INC B         28 e         JR Z,e         4C         LD C,H           05         DEC B         29         ADD HL,HL         4D         LD C,L           06 n         LD B,n         2A m n         LD HL,(nm)         4E         LD C,GHL           07         RLCA         2B         DEC HL         4F         LD C,G           08         EX AF,AF'         2C         INC L         50         LD D,B           09         ADD HL,BC         2D         DEC L         51         LD D,C           0A         LD A,GEO)         2E n         LD L,n         52         LD D,D           0B         DEC BC         2F         CPL         53         LD D,D           0B         DEC BC         2F         CPL         53         LD D,D           0C         INC C         30 e         JR NC,e         54         LD D,D           0C         INC C         30 e         JR NC,e         54         LD D,H           0F         RCA         31 m n         LD SP,nm         55         LD D,L           0F         RCA <td< td=""><td>01 m n</td><td>LD BC,nm</td><td>25</td><td>DEC H</td><td>49</td><td>LD C,C</td></td<>	01 m n	LD BC,nm	25	DEC H	49	LD C,C
04         INC B         28 e         JR Z,e         4C         LD C,H           05         DEC B         29         ADD HL,HL         4D         LD C,L           06 n         LD B,n         2A m n         LD HL,(nm)         4E         LD C,(HL)           07         RLCA         2B         DEC HL         4F         LD C,A           08         EX AF,AF'         2C         INC L         50         LD D,B           09         ADD HL,BC         2D         DEC L         51         LD D,C           0A         LD A, (BC)         2E n         LD L,n         52         LD D,D           0B         DEC BC         2F         CPL         53         LD D,C           0C         INC C         30 e         JR NC,e         54         LD D,H           0D         DEC C         31 m n         LD (Sp,nm         55         LD D,           0E n         LD C,n         32 m n         LD (mm),A         56         LD D,H           0F         RRCA         33         INC SP         57         LD D,A           10 e         DJNZ (PC+e)         34         INC (HL)         58         LD E,B           11 m n	02	LD (BC),A	26 n	LD H,n	4A	LD C,D
05         DEC B         29         ADD HL, HL         4D         LD C, L           06 n         LD B,n         2A m n         LD HL, (nm)         4E         LD C, (HL)           07         RLCA         2B         DEC HL         4F         LD C, A           08         EX AF, AF'         2C         INC L         50         LD D, B           09         ADD HL, BC         2D         DEC L         51         LD D, C           0A         LD A, (BC)         2E n         LD L, n         52         LD D, D           0B         DEC BC         2F         CPL         53         LD D, D           0B         DEC BC         2F         CPL         53         LD D, D           0C         INC C         30 e         JR NC, e         54         LD D, E           0C         INC C         31 m n         LD SP, nm         55         LD D, H           0D         DEC C         31 m n         LD SP, nm         56         LD D, HL           0F         RRCA         33         INC SP         57         LD D, A           10 e         DJNZ (PC+e)         34         INC (HL)         58         LD E, D           12	03	INC BC	27	DAA	4B	LD C,E
06 n         LD B,n         2A m n         LD HL, (nm)         4E         LD C, (HL)           07         RLCA         2B         DEC HL         4F         LD C, A           08         EX AF, AF'         2C         INC L         50         LD D, B           09         ADD HL, BC         2D         DEC L         51         LD D, C           0A         LD A, (BC)         2E n         LD L, n         52         LD D, D           0B         DEC BC         2F         CPL         53         LD D, E           0C         INC C         30 e         JR NC, e         54         LD D, E           0C         INC C         31 m n         LD SP, nm         55         LD D, H           0D D, C         31 m n         LD (nm), A         56         LD D, L           0E n         LD C, n         32 m n         LD (nm), A         56         LD D, HL           0F         RRCA         33         INC (HL)         58         LD E, E           10 e         DJNZ (PC+e)         34         INC (HL)         58         LD E, B           11 m n         LD DE, nm         35         DEC (HL)         59         LD E, C           <	04	INC B	28 e	JR Z,e	4C	LD C,H
07         RLCA         2B         DEC HL         4F         LD C,A           08         EX AF,AF'         2C         INC L         50         LD D,B           09         ADD HL,BC         2D         DEC L         51         LD D,C           0A         LD A, (BC)         2E n         LD L,n         52         LD D,D           0B         DEC BC         2F         CPL         53         LD D,E           0C         INC C         30 e         JR NC,e         54         LD D,H           0D         DEC C         31 m n         LD SP,nm         55         LD D,L           0E n         LD C,n         32 m n         LD (nm),A         56         LD D,L           0E n         LD C,n         32 m n         LD (nm),A         56         LD D,HL           0F         RRCA         33         INC SP         57         LD D,A           10 e         DJNZ (PC+e)         34         INC (HL)         58         LD E,B           11 m n         LD DE, nm         35         DEC (HL)         59         LD E,C           12         LD (DE),A         36 n         LD (HL),n         5A         LD E,D           13 <td>05</td> <td>DEC B</td> <td>29</td> <td>ADD HL,HL</td> <td>4D</td> <td>LD C,L</td>	05	DEC B	29	ADD HL,HL	4D	LD C,L
08         EX AF, AF'         2C         INC L         50         LD D, B           09         ADD HL, BC         2D         DEC L         51         LD D, C           0A         LD A, (BC)         2E n         LD L, n         52         LD D, D           0B         DEC BC         2F         CPL         53         LD D, E           0C         INC C         30 e         JR NC, e         54         LD D, H           0D         DEC C         31 m n         LD SP, nm         55         LD D, L           0E n         LD C, n         32 m n         LD (nm), A         56         LD D, L           0E n         LD C, n         32 m n         LD (nm), A         56         LD D, L           0F         RRCA         33         INC SP         57         LD D, A           10 e         DJNZ (PC+e)         34         INC (HL)         58         LD E, B           11 m n         LD DE, nm         35         DEC (HL)         59         LD E, C           12 LD (DE), A         36 n         LD (HL), n         5A         LD E, D           13 INC DE         37         SCF         5B         LD E, L           14 IN D, n	06 n	LD B,n	2A m n	LD HL,(nm)	4E	LD C,(HL)
09       ADD HL,BC       2D       DEC L       51       LD D,C         0A       LD A, (BC)       2E n       LD L,n       52       LD D,D         0B       DEC BC       2F       CPL       53       LD D,E         0C       INC C       30 e       JR NC,e       54       LD D,H         0D       DEC C       31 m n       LD SP,nm       55       LD D,H         0E n       LD C,n       32 m n       LD (nm),A       56       LD D,(HL)         0F       RRCA       33       INC SP       57       LD D,A         10 e       DJNZ (PC+e)       34       INC (HL)       58       LD E,B         11 m n       LD DE,nm       35       DEC (HL)       59       LD E,B         11 m n       LD (DE),A       36 n       LD (HL),n       5A       LD E,B         12       LD (DE),A       36 n       LD (HL),n       5A       LD E,B         13       INC DE       37       SCF       5B       LD E,E         14       INC D       38 e       JR C,e       5C       LD E,H         15       DEC D       39       ADD HL,SP       5D       LD E, (HL)         17 <td>07</td> <td>RLCA</td> <td>2B</td> <td>DEC HL</td> <td>4F</td> <td>LD C,A</td>	07	RLCA	2B	DEC HL	4F	LD C,A
OA       LD A, (BC)       2E n       LD L,n       52       LD D,D         OB       DEC BC       2F       CPL       53       LD D,E         OC       INC C       30 e       JR NC,e       54       LD D,H         OD       DEC C       31 m n       LD SP,nm       55       LD D,L         OE n       LD C,n       32 m n       LD (nm),A       56       LD D,(HL)         OF       RRCA       33       INC SP       57       LD D,A         10 e       DJNZ (PC+e)       34       INC SP       57       LD D,A         11 m n       LD DE,nm       35       DEC (HL)       59       LD E,B         11 m n       LD DE,nm       36 n       LD (HL),n       5A       LD E,C         12       LD (DE),A       36 n       LD (HL),n       5A       LD E,D         13       INC DE       37       SCF       5B       LD E,E         14       INC D       38 e       JR C,e       5C       LD E,H         15       DEC D       39       ADD HL,SP       5D       LD E,L         16 n       LD D,n       3A m n       LD A,(nm)       5E       LD E,H         17 <td>08</td> <td>EX AF, AF'</td> <td>2C</td> <td>INC L</td> <td>50</td> <td>LD D,B</td>	08	EX AF, AF'	2C	INC L	50	LD D,B
OB         DEC BC         2F         CPL         53         LD D,E           OC         INC C         30 e         JR NC,e         54         LD D,H           OD         DEC C         31 m n         LD SP,nm         55         LD D,L           OE n         LD C,n         32 m n         LD (nm),A         56         LD D,(HL)           OF         RRCA         33         INC SP         57         LD D,A           10 e         DJNZ (PC+e)         34         INC (HL)         58         LD E,B           11 m n         LD DE,nm         35         DEC (HL)         59         LD E,B           11 m n         LD DE,nm         36 n         LD (HL),n         5A         LD E,C           12         LD (DE),A         36 n         LD (HL),n         5A         LD E,C           13         INC DE         37         SCF         5B         LD E,D           14         INC D         38 e         JR C,e         5C         LD E,H           15         DEC D         39         ADD HL,SP         5D         LD E,L           16 n         LD D,n         3A m n         LD A,(nm)         5E         LD E,H           1	09	ADD HL,BC	2D	DEC L	51	LD D,C
OC         INC C         30 e         JR NC,e         54         LD D,H           OD         DEC C         31 m n         LD SP,nm         55         LD D,L           OE n         LD C,n         32 m n         LD (nm),A         56         LD D,(HL)           OF         RRCA         33         INC SP         57         LD D,A           10 e         DJNZ (PC+e)         34         INC (HL)         58         LD E,B           11 m n         LD DE,nm         35         DEC (HL)         59         LD E,C           12         LD (DE),A         36 n         LD (HL),n         5A         LD E,C           13         INC DE         37         SCF         5B         LD E,D           13         INC D         38 e         JR C,e         5C         LD E,H           15         DEC D         39         ADD HL,SP         5D         LD E,L           16 n         LD D,n         3A m n         LD A,(nm)         5E         LD E,(HL)           17         RLA         3B         DEC SP         5F         LD E,A           18 e         JR e         3C         INC A         60         LD H,B           19	OA	LD A, (BC)	2E n	LD L,n	52	LD D,D
OD         DEC C         31 m n         LD SP,nm         55         LD D,L           OE n         LD C,n         32 m n         LD (nm),A         56         LD D,(HL)           OF         RRCA         33         INC SP         57         LD D,A           10 e         DJNZ (PC+e)         34         INC (HL)         58         LD E,B           11 m n         LD DE,nm         35         DEC (HL)         59         LD E,C           12         LD (DE),A         36 n         LD (HL),n         5A         LD E,C           13         INC DE         37         SCF         5B         LD E,D           13         INC DE         37         SCF         5B         LD E,E           14         INC D         38 e         JR C,e         5C         LD E,H           15         DEC D         39         ADD HL,SP         5D         LD E,L           16 n         LD D,n         3A m n         LD A,(nm)         5E         LD E,(HL)           17         RLA         3B         DEC SP         5F         LD E,A           18 e         JR e         3C         INC A         60         LD H,B           19	OB	DEC BC	2F	CPL	53	LD D,E
OE n       LD C,n       32 m n       LD (mm),A       56       LD D, (HL)         OF       RRCA       33       INC SP       57       LD D,A         10 e       DJNZ (PC+e)       34       INC (HL)       58       LD E,B         11 m n       LD DE,nm       35       DEC (HL)       59       LD E,C         12       LD (DE),A       36 n       LD (HL),n       5A       LD E,D         13       INC DE       37       SCF       5B       LD E,D         14       INC D       38 e       JR C,e       5C       LD E,H         15       DEC D       39       ADD HL,SP       5D       LD E,L         16 n       LD D,n       3A m n       LD A, (nm)       5E       LD E,(HL)         17       RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       IN	OC	INC C	30 e	JR NC,e	54	LD D,H
OF       RRCA       33       INC SP       57       LD D,A         10 e       DJNZ (PC+e)       34       INC (HL)       58       LD E,B         11 m n       LD DE,nm       35       DEC (HL)       59       LD E,C         12       LD (DE),A       36 n       LD (HL),n       5A       LD E,D         13       INC DE       37       SCF       5B       LD E,E         14       INC D       38 e       JR C,e       5C       LD E,H         15       DEC D       39       ADD HL,SP       5D       LD E,L         16 n       LD D,n       3A m n       LD A,(nm)       5E       LD E,(HL)         17       RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,B         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E	OD	DEC C	31 m n	LD SP,nm	55	LD D,L
10 e       DJNZ (PC+e)       34       INC (HL)       58       LD E,B         11 m n       LD DE,nm       35       DEC (HL)       59       LD E,C         12       LD (DE),A       36 n       LD (HL),n       5A       LD E,D         13       INC DE       37       SCF       5B       LD E,E         14       INC D       38 e       JR C,e       5C       LD E,H         15       DEC D       39       ADD HL,SP       5D       LD E,L         16 n       LD D,n       3A m n       LD A,(nm)       5E       LD E,(HL)         17       RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,CHL)	OE n	LD C,n	32 m n	LD (nm),A	56	LD D,(HL)
11 m n       LD DE,nm       35       DEC (HL)       59       LD E,C         12       LD (DE),A       36 n       LD (HL),n       5A       LD E,D         13       INC DE       37       SCF       5B       LD E,E         14       INC D       38 e       JR C,e       5C       LD E,H         15       DEC D       39       ADD HL,SP       5D       LD E,L         16 n       LD D,n       3A m n       LD A,(nm)       5E       LD E,(HL)         17       RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,(HL)         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	OF	RRCA	33	INC SP	57	LD D,A
12       LD (DE),A       36 n       LD (HL),n       5A       LD E,D         13       INC DE       37       SCF       5B       LD E,E         14       INC D       38 e       JR C,e       5C       LD E,H         15       DEC D       39       ADD HL,SP       5D       LD E,L         16 n       LD D,n       3A m n       LD A,(nm)       5E       LD E,(HL)         17       RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,L         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	10 e	DJNZ (PC+e)	34	INC (HL)	58	LD E,B
13       INC DE       37       SCF       5B       LD E,E         14       INC D       38 e       JR C,e       5C       LD E,H         15       DEC D       39       ADD HL,SP       5D       LD E,L         16 n       LD D,n       3A m n       LD A,(nm)       5E       LD E,(HL)         17       RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,(HL)         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	11 m n	LD DE,nm	35	DEC (HL)	59	LD E,C
14       INC D       38 e       JR C,e       5C       LD E,H         15       DEC D       39       ADD HL,SP       5D       LD E,L         16 n       LD D,n       3A m n       LD A,(nm)       5E       LD E,(HL)         17       RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,L         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	12	LD (DE),A	36 n	LD (HL),n	5A	LD E,D
15       DEC D       39       ADD HL,SP       5D       LD E,L         16 n       LD D,n       3A m n       LD A,(nm)       5E       LD E,(HL)         17       RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,L         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	13	INC DE	37	SCF	5B	LD E,E
16 n       LD D,n       3A m n       LD A,(nm)       5E       LD E,(HL)         17 RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19 ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,L         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	14	INC D	38 e	JR C,e	5C	LD E,H
17       RLA       3B       DEC SP       5F       LD E,A         18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,L         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	15	DEC D	39	ADD HL,SP	5D	LD E,L
18 e       JR e       3C       INC A       60       LD H,B         19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,L         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	16 n	LD D,n	3A m n	LD A, (nm)	5E	LD E,(HL)
19       ADD HL,DE       3D       DEC A       61       LD H,C         1A       LD A,(DE)       3E n       LD A,n       62       LD H,D         1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,L         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	17	RLA	3B	DEC SP	5F	LD E,A
1A       LD A, (DE)       3E n       LD A, n       62       LD H, D         1B       DEC DE       3F       CCF       63       LD H, E         1C       INC E       40       LD B, B       64       LD H, H         1D       DEC E       41       LD B, C       65       LD H, L         1E n       LD E, n       42       LD B, D       66       LD H, (HL)	18 e	JR e	3C	INC A	60	LD H,B
1B       DEC DE       3F       CCF       63       LD H,E         1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,L         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	19	ADD HL,DE	3D	DEC A	61	LD H,C
1C       INC E       40       LD B,B       64       LD H,H         1D       DEC E       41       LD B,C       65       LD H,L         1E n       LD E,n       42       LD B,D       66       LD H,(HL)	1A	LD A, (DE)	3E n	LD A,n	62	LD H,D
1D DEC E 41 LD B,C 65 LD H,L 1E n LD E,n 42 LD B,D 66 LD H,(HL)	1B	DEC DE	3F	CCF	63	LD H,E
1E n LD E,n 42 LD B,D 66 LD H,(HL)	1C	INC E	40	LD B,B	64	LD H,H
	1D	DEC E	41	LD B,C	65	LD H,L
	1E n	LD E,n	42	LD B,D	66	LD H,(HL)
1F RRA 43 LD B,E 67 LD H,A	1F	RRA	43	LD B,E	67	LD H,A
20 e JR NZ,e 44 LD B,H 68 LD L,B	20 e	JR NZ,e	44	LD B,H	68	LD L,B
21 m n LD HL,nm 45 LD B,L 69 LD L,C	21 m n	LD HL,nm	45	LD B,L	69	LD L,C
22 m n LD (nm), HL 46 LD B, (HL) 6A LD L, D	22 m n	LD (nm),HL	46	LD B,(HL)	6A	LD L,D
23 INC HL 47 LD B,A 6B LD L,E	23	INC HL	47	LD B,A	6B	LD L,E

6C	LD L,H	A5	AND L	CB13	RL E
6D	LD L,L	A6	AND (HL)	CB14	RL H
6E	LD L,(HL)	A7	AND A	CB15	RL L
6F	LD L,A	A8	XOR B	CB16	RL (HL)
70	LD (HL),B	A9	XOR C	CB17	RL A
71	LD (HL),C	AA	XOR D	CB18	RR B
72	LD (HL),D	AB	XOR E	CB19	RR C
73	LD (HL),E	AC	XOR H	CB1A	RR D
74	LD (HL),H	AD	XOR L	CB1B	RR E
75	LD (HL),L	AE	XOR (HL)	CB1C	RR H
76	HALT	AF	XOR A	CB1D	RR L
77	LD (HL),A	ВО	OR B	CB1E	RR (HL)
78	LD A,B	B1	OR C	CB1F	RR A
79	LD A,C	B2	OR D	CB20	SLA B
7A	LD A,D	В3	OR E	CB21	SLA C
7B	LD A,E	B4	OR H	CB22	SLA D
7C	LD A,H	B5	OR L	CB23	SLA E
7D	LD A,L	В6	OR (HL)	CB24	SLA H
7E	LD A, (HL)	B7	OR A	CB25	SLA L
7F	LD A,A	B8	CP B	CB26	SLA (HL)
80	ADD A,B	В9	CP C	CB27	SLA A
81	ADD A,C	BA	CP D	CB28	SRA B
82	ADD A,D	BB	CP E	CB29	SRA C
83	ADD A,E	BC	CP H	CB2A	SRA D
84	ADD A,H	BD	CP L	CB2B	SRA E
85	ADD A,L	BE	CP (HL)	CB2C	SRA H
86	ADD A,(HL)	BF	CP A	CB2D	SRA L
87	ADD A,A	CO	RET NZ	CB2E	SRA (HL)
88	ADC A,B	C1	POP BC	CB2F	SRA A
89	ADC A,C	C2 m n	JP NZ,nm	CB30	SLI B**
8A	ADC A,D	C3 m n	JP nm	CB31	SLI C**
8B	ADC A,E	C4 m n	CALL NZ,nm	CB31	SLI D**
8C	ADC A,H	C5	PUSH BC		SLI E**
8D	ADC A,L	C6 n	ADD A,n	CB33	OLT U**
8E	ADC A, (HL)	C7	RST OH	CB34	SLI H**
8F	ADC A,A	C8	RET Z	CB35	SLI L**
90	SUB B	C9	RET	CB36	SLI (HL)**
91	SUB C	CA m n	JP Z,nm	CB37	SLI A**
92	SUB D	CB00	RLC B	CB38	SRL B
93	SUB E	CB01	RLC C	CB39	SRL C
94	SUB H	CB02	RLC D	CB3A	SRL D
95	SUB L	CB03	RLC E	CB3B	SRL E
96	SUB (HL)	CB04	RLC H	CB3C	SRL H
97	SUB A	CB05	RLC L	CB3D	SRL L
98	SBC A,B	CB06	RLC (HL)	CB3E	SRL (HL)
99	SBC A,C	CB07	RLC A	CB3F	SRL A
9A	SBC A,D	CB08	RRC B	CB40	BIT O,B
9B	SBC A,E	CB09	RRC C	CB41	BIT O,C
9C	SBC A,H	CBOA	RRC D	CB42	BIT O,D
9D	SBC A,L	CBOB	RRC E	CB43	BIT O,E
9E	SBC A, (HL)	CBOB CBOC	RRC H	CB44	BIT O,H
9E 9F	SBC A, A	CBOD CBOD	RRC L	CB45	BIT O,L
AO	AND B	CB0E	RRC (HL)	CB46	BIT 0,(HL)
A1	AND C	CB0E CB0F	RRC A	CB47	BIT O,A
A2	AND D	CBOF CB10	RL B	CB48	BIT 1,B
A3	AND E	CB10 CB11	RL C	CB49	BIT 1,C
A4	AND H	CB11 CB12	RL D	CB4A	BIT 1,D
n't	וו עווע	ODIZ	10L D	CB4B	BIT 1,E

CB4C	BIT 1,H	CB85	RES O,L	CBBE	RES 7,(HL)
CB4D	BIT 1,L	CB86	RES 0,(HL)	CBBF	RES 7,A
CB4E	BIT 1,(HL)	CB87	RES O,A	CBC0	SET 0,B
CB4F	BIT 1,A	CB88	RES 1,B	CBC1	SET 0,C
CB50	BIT 2,B	CB89	RES 1,C	CBC2	SET 0,D
CB51	BIT 2,C	CB8A	RES 1,D	CBC3	SET 0,E
CB52	BIT 2,D	CB8B	RES 1,E	CBC4	SET 0,H
CB53	BIT 2,E	CB8C	RES 1,H	CBC5	SET 0,L
CB54	BIT 2,H	CB8D	RES 1,L	CBC6	SET 0,(HL)
CB55	BIT 2,L	CB8E	RES 1,(HL)	CBC7	SET O,A
CB56	BIT 2,(HL)	CB8F	RES 1,A	CBC8	SET 1,B
CB57	BIT 2,A	CB90	RES 2,B	CBC9	SET 1,C
CB58	BIT 3,B	CB91	RES 2,C	CBCA	SET 1,D
CB59	BIT 3,C	CB92	RES 2,D	CBCB	SET 1,E
CB5A	BIT 3,D	CB93	RES 2,E	CBCC	SET 1,H
CB5B	BIT 3,E	CB94	RES 2,H	CBCD	SET 1,L
CB5C	BIT 3,H	CB95	RES 2,L	CBCE	SET 1,(HL)
CB5D	BIT 3,L	CB96	RES 2,(HL)	CBCF	SET 1,A
CB5E	BIT 3,(HL)	CB97	RES 2,A	CBD0	SET 2,B
CB5F	BIT 3,A	CB98	RES 3,B	CBD1	SET 2,C
CB60	BIT 4,B	CB99	RES 3,C	CBD1	SET 2,D
CB61	BIT 4,C	CB9A	RES 3,D	CBD3	SET 2,E
CB62	BIT 4,D	CB9B	RES 3,E	CBD4	SET 2,H
CB63	BIT 4,E	CB9C	RES 3,H	CBD5	SET 2,L
CB64	BIT 4,H	CB9D	RES 3,L	CBD6	SET 2,(HL)
CB65	BIT 4,L	CB9E	RES 3,(HL)	CBD7	SET 2, (NE)
CB66	BIT 4,(HL)	CB9F	RES 3,A	CBD7	SET 3,B
CB67	BIT 4, A	CBAO	RES 4,B	CBD9	SET 3,C
CB68	BIT 5,B	CBA1	RES 4,C	CBDA	SET 3,D
CB69	BIT 5,C	CBA2	RES 4,D	CBDB	SET 3,E
CB6A	BIT 5,D	CBA2 CBA3	RES 4,E	CBDC	SET 3,E
CB6B	BIT 5,E	CBA4	RES 4,H	CBDD	SET 3,I
CB6C	BIT 5,H	CBA5	RES 4,L	CBDE	SET 3,(HL)
CB6D	BIT 5,L	CBA6	RES 4,(HL)	CBDF	SET 3, A
CB6E	BIT 5,(HL)	CBA7	RES 4,A	CBE0	SET 4,B
CB6F	BIT 5,A	CBA8	RES 5,B	CBE1	SET 4,C
CB70	BIT 6,B	CBA9	RES 5,C	CBE2	SET 4,0
CB70	BIT 6,C	CBAA	RES 5,D	CBE3	SET 4,E
CB71	BIT 6,D	CBAB	RES 5,E	CBE4	SET 4,E
CB72 CB73	BIT 6,E	CBAC	RES 5,H	CBE5	SET 4,II
CB74	BIT 6,H	CBAD	RES 5,L	CBE6	SET 4,(HL)
CB74	BIT 6,L	CBAE	RES 5,(HL)	CBE7	SET 4, (HE)
CB76	BIT 6,(HL)	CBAF	RES 5,A	CBE8	SET 5,B
CB77	BIT 6,A	CBB0	RES 6,B	CBE9	SET 5,C
CB78	BIT 7,B	CBB1	RES 6,C	CBEA	SET 5,D
CB79	BIT 7,C	CBB2	RES 6,D	CBEB	SET 5,E
CB7A	BIT 7,D	CBB3	RES 6,E	CBEC	SET 5,H
CB7B	BIT 7,E	CBB4	RES 6,H	CBED	SET 5,L
CB7C	BIT 7,H	CBB5	RES 6,L	CBEE	SET 5,(HL)
CB7D	BIT 7,L	CBB6	RES 6,(HL)	CBEF	SET 5, A
CB7E	BIT 7,(HL)	CBB7	RES 6,A	CBF0	SET 6,B
CB7F	BIT 7, A	CBB8	RES 7,B	CBF1	SET 6,C
CB80	RES 0,B	CBB9	RES 7,C	CBF2	SET 6,D
CB81	RES 0,C	CBBA	RES 7,D	CBF3	SET 6,E
CB82	RES 0,D	CBBB	RES 7,E	CBF4	SET 6,H
CB83	RES 0,E	CBBC	RES 7,H	CBF5	SET 6,L
CB84	RES 0,H	CBBD	RES 7,L	CBF6	SET 6,(HL)
	~ · ,	3 <b>222</b>	· ,=	3 <b>2. 3</b>	O, (III)

CBF7	SET 6,A	DD60	LD IXH,B**	DDCB d 05	RLC (IX+d),L**
CBF8	SET 7,B	DD61	LD IXH,C**	DDCB d 06	RLC (IX+d)
CBF9	SET 7,C	DD62	LD IXH,D**	DDCB d 07	RLC (IX+d),A**
CBFA	SET 7,D	DD63	LD IXH,E**	DDCB d 08	RRC (IX+d),B**
CBFB	SET 7,E	DD64	LD IXH,IXH**	DDCB d 09	RRC (IX+d),C**
CBFC	SET 7,H	DD65	LD IXH,IXL**	DDCB d OA	RRC (IX+d),D**
CBFD	SET 7,L	DD66 d	LD H,(IX+d)	DDCB d OB	RRC (IX+d),E**
CBFE	SET 7,(HL)	DD67	LD IXH,A**	DDCB d OC	RRC (IX+d),H**
CBFF	SET 7,A	DD68	LD IXL,B**	DDCB d OD	RRC (IX+d),L**
CC m n	CALL Z,nm	DD69	LD IXL,C**	DDCB d OE	RRC (IX+d)
CD m n	CALL nm	DD6A	LD IXL,D**	DDCB d OF	RRC (IX+d),A**
CE n	ADC A,n	DD6B	LD IXL,E**	DDCB d 10	RL (IX+d),B**
CF	RST 8H	DD6C	LD IXL,IXH**	DDCB d 11	RL (IX+d),C**
DO	RET NC	DD6D	LD IXL,IXL**	DDCB d 12	RL (IX+d),D**
D1	POP DE	DD6E d	LD L,(IX+d)	DDCB d 13	RL (IX+d),E**
D2 m n	JP NC,nm	DD6F	LD IXL,A**	DDCB d 14	RL (IX+d),H**
D3 n	OUT (n),A	DD70 d	LD (IX+d),B	DDCB d 15	RL (IX+d),L**
D4 m n D5	CALL NC,nm PUSH DE	DD71 d	LD (IX+d),C	DDCB d 16	RL (IX+d)
D6 n	SUB n	DD72 d	LD (IX+d),D	DDCB d 17	RL (IX+d),A**
D7	RST 10H	DD73 d	LD (IX+d),E	DDCB d 18	RR (IX+d),B**
D8	RET C	DD74 d	LD (IX+d),H	DDCB d 19	RR (IX+d),C**
D9	EXX	DD75 d	LD (IX+d),L	DDCB d 1A	RR (IX+d),D**
DA m n	JP C,nm	DD77 d	LD (IX+d),A	DDCB d 1B	RR (IX+d),E**
DB n	IN A,(n)	DD7C	LD A,IXH**	DDCB d 1C	RR (IX+d),H**
DC m n	CALL C,nm	DD7D	LD A,IXL**	DDCB d 1D	RR (IX+d),L**
DD09	ADD IX,BC	DD7E d	LD A, (IX+d)	DDCB d 1E	RR (IX+d)
DD19	ADD IX,DE	DD84	ADD A,IXH**	DDCB d 1F	RR (IX+d),A**
DD21 m n	LD IX,nm	DD85	ADD A,IXL**	DDCB d 20	SLA (IX+d),B**
DD22 m n	LD (nm),IX	DD86 d	ADD A,(IX+d)	DDCB d 21	SLA (IX+d),C**
DD23	INC IX	DD8C	ADC A,IXH**	DDCB d 22	SLA (IX+d),D**
DD24	INC IXH**	DD8D	ADC A,IXL**	DDCB d 23	SLA (IX+d),E**
DD25	DEC IXH**	DD8E d	ADC A,(IX+d)	DDCB d 24	SLA (IX+d),H**
DD26 n	LD IXH,n**	DD94	SUB IXH**	DDCB d 25	SLA (IX+d),L**
DD29	ADD IX,IX	DD95	SUB IXL**	DDCB d 26	SLA (IX+d)
DD2A m n	LD IX, (nm)	DD96 d	SUB (IX+d)	DDCB d 27	SLA (IX+d),A**
DD2B	DEC IX	DD9C	SBC A,IXH**	DDCB d 28	SRA (IX+d),B**
DD2C	INC IXL**	DD9D	SBC A,IXL**	DDCB d 29	SRA (IX+d),C**
DD2D	DEC IXL**	DD9E d	SBC A,(IX+d)	DDCB d 2A	SRA (IX+d),D**
DD2E n	LD IXL,n**	DDA4	AND IXH**	DDCB d 2B	SRA (IX+d),E**
DD34 d	INC (IX+d)	DDA5	AND IXL**	DDCB d 2C	SRA (IX+d),H**
DD35 d	DEC (IX+d)	DDA6 d	AND (IX+d)	DDCB d 2D	SRA (IX+d),L**
DD36 d n	LD (IX+d),n	DDAC	XOR IXH**	DDCB d 2E	SRA (IX+d)
DD39	ADD IX,SP	DDAD	XOR IXL**	DDCB d 2F	SRA (IX+d),A**
DD44	LD B, IXH**	DDAE d	XOR (IX+d)	DDCB d 30	SLI (IX+d),B**
DD45	LD B, IXL**	DDB4	OR IXH**	DDCB d 31	SLI (IX+d),C**
DD46 d	LD B,(IX+d)	DDB5	OR IXL**	DDCB d 32	SLI (IX+d),D**
DD4C	LD C, IXH**	DDB6 d	OR (IX+d)	DDCB d 33	SLI (IX+d),E**
DD4D	LD C, IXL**	DDBC	CP IXH**	DDCB d 34	SLI (IX+d),H**
DD4E d	LD C, (IX+d)	DDBD	CP IXL**	DDCB d 35	SLI (IX+d),II SLI (IX+d),L**
DD54	LD D, IXH**	DDBE d	CP (IX+d)	DDCB d 36	SLI (IX+d)**
DD55	LD D,IXL**	DDCB d 00	RLC (IX+d),B**	DDCB d 37	SLI (IX+d),A**
DD56 d	LD D, (IX+d)	DDCB d 01	RLC (IX+d),C**	DDCB d 37	SRL (IX+d),B**
DD5C	LD E,IXH**	DDCB d 02	RLC (IX+d),D**	DDCB d 39	SRL (IX+d),C**
DD5D	LD E,IXL**	DDCB d 03	RLC (IX+d),E**	DDCB d 3A	SRL (IX+d),C SRL (IX+d),D**
DD5E d	LD E, (IX+d)	DDCB d 04	RLC (IX+d),H**	DDCB d 3A	SRL (IX+d),E**
	•			סטעע מ סטעע מ	DILL (IATU),E

```
DDCB d 3C
             SRL (IX+d),H**
                                     DDCB d 73
                                                   BIT 6,(IX+d)**
                                                                                        RES 5,(IX+d),D**
                                                                           DDCB d AA
                                                   BIT 6,(IX+d)**
DDCB d 3D
             SRL (IX+d),L^*
                                     DDCB d 74
                                                                           DDCB d AB
                                                                                        RES 5, (IX+d), E^{*}
DDCB d 3E
             SRL (IX+d)
                                     DDCB d 75
                                                   BIT 6, (IX+d)*
                                                                           DDCB d AC
                                                                                        RES 5, (IX+d), H*
             SRL (IX+d),A**
DDCB d 3F
                                     DDCB d 76
                                                   BIT 6, (IX+d)
                                                                                        RES 5,(IX+d),L^{**}
                                                                           DDCB d AD
             BIT 0,(IX+d)**
                                                   BIT 6,(IX+d)**
DDCB d 40
                                     DDCB d 77
                                                                           DDCB d AE
                                                                                        RES 5, (IX+d)
             BIT 0,(IX+d)^{**}
                                                   BIT 7,(IX+d)^{**}
                                                                                        RES 5,(IX+d),A**
                                     DDCB d 78
                                                                           DDCB d AF
DDCB d 41
                                                   BIT 7,(IX+d)^{**}
             BIT 0,(IX+d)^{**}
                                                                                        RES 6,(IX+d),B^{**}
DDCB d 42
                                     DDCB d 79
                                                                           DDCB d BO
                                                   BIT 7,(IX+d)**
             BIT 0,(IX+d)^{**}
DDCB d 43
                                     DDCB d 7A
                                                                                        RES 6, (IX+d), C^{*}
                                                                           DDCB d B1
             BIT 0,(IX+d)**
                                                   BIT 7,(IX+d)**
                                                                                        RES 6,(IX+d),D**
                                     DDCB d 7B
DDCB d 44
                                                                           DDCB d B2
             BIT 0,(IX+d)**
                                                   BIT 7,(IX+d)**
                                                                                        RES 6, (IX+d), E^{**}
DDCB d 45
                                     DDCB d 7C
                                                                           DDCB d B3
DDCB d 46
             BIT 0,(IX+d)
                                     DDCB d 7D
                                                   BIT 7,(IX+d)**
                                                                                        RES 6,(IX+d),H**
                                                                           DDCB d B4
             BIT 0,(IX+d)**
DDCB d 47
                                     DDCB d 7E
                                                   BIT 7, (IX+d)
                                                                           DDCB d B5
                                                                                        RES 6, (IX+d), L^*
                                                   BIT 7,(IX+d)^{**}
             BIT 1,(IX+d)**
DDCB d 48
                                     DDCB d 7F
                                                                                        RES 6, (IX+d)
                                                                           DDCB d B6
                                                   RES 0,(IX+d),B**
             BIT 1,(IX+d)**
                                                                                        RES 6,(IX+d),A**
DDCB d 49
                                     DDCB d 80
                                                                           DDCB d B7
             BIT 1,(IX+d)**
                                                   RES 0,(IX+d),C^{**}
                                                                                        RES 7, (IX+d), B^{**}
DDCB d 4A
                                     DDCB d 81
                                                                           DDCB d B8
             BIT 1,(IX+d)^{**}
                                                   RES 0,(IX+d),D^{**}
                                                                                        RES 7,(IX+d),C**
DDCB d 4B
                                     DDCB d 82
                                                                           DDCB d B9
             BIT 1,(IX+d)^{**}
                                                   RES 0,(IX+d),E**
                                                                                        RES 7,(IX+d),D**
DDCB d 4C
                                     DDCB d 83
                                                                           DDCB d BA
             BIT 1,(IX+d)**
DDCB d 4D
                                     DDCB d 84
                                                   RES 0,(IX+d),H^*
                                                                           DDCB d BB
                                                                                        RES 7, (IX+d), E^{*}
                                                   RES 0,(IX+d),L^{**}
                                                                                        RES 7, (IX+d), H**
DDCB d 4E
             BIT 1,(IX+d)
                                     DDCB d 85
                                                                           DDCB d BC
             BIT 1,(IX+d)**
DDCB d 4F
                                     DDCB d 86
                                                   RES 0,(IX+d)
                                                                           DDCB d BD
                                                                                        RES 7, (IX+d), L^{**}
             BIT 2,(IX+d)^{**}
                                                   RES 0,(IX+d),A^{**}
                                                                           DDCB d BE
                                                                                        RES 7, (IX+d)
DDCB d 50
                                     DDCB d 87
             BIT 2,(IX+d)^{**}
                                                   RES 1,(IX+d),B**
                                                                                        RES 7,(IX+d),A^{**}
DDCB d 51
                                     DDCB d 88
                                                                           DDCB d BF
             BIT 2,(IX+d)**
                                                   RES 1,(IX+d),C**
DDCB d 52
                                     DDCB d 89
                                                                           DDCB d CO
                                                                                        SET 0,(IX+d),B**
             BIT 2,(IX+d)**
DDCB d 53
                                     DDCB d 8A
                                                   RES 1,(IX+d),D**
                                                                           DDCB d C1
                                                                                        SET 0,(IX+d),C^{**}
DDCB d 54
             BIT 2,(IX+d)**
                                                   RES 1,(IX+d),E**
                                                                                        SET 0,(IX+d),D**
                                     DDCB d 8B
                                                                           DDCB d C2
             BIT 2,(IX+d)^{**}
                                                   RES 1,(IX+d),H^{**}
                                                                                        SET 0,(IX+d),E**
DDCB d 55
                                     DDCB d 8C
                                                                           DDCB d C3
DDCB d 56
             BIT 2, (IX+d)
                                     DDCB d 8D
                                                   RES 1, (IX+d), L^*
                                                                           DDCB d C4
                                                                                        SET 0,(IX+d),H^*
             BIT 2,(IX+d)^{**}
DDCB d 57
                                     DDCB d 8E
                                                   RES 1, (IX+d)
                                                                                        SET 0,(IX+d),L^{**}
                                                                           DDCB d C5
                                                   RES 1,(IX+d),A**
             BIT 3,(IX+d)**
DDCB d 58
                                     DDCB d 8F
                                                                           DDCB d C6
                                                                                        SET 0,(IX+d)
                                                                                        SET 0,(IX+d),A**
             BIT 3,(IX+d)**
                                                   RES 2,(IX+d),B**
                                     DDCB d 90
DDCB d 59
                                                                           DDCB d C7
             BIT 3,(IX+d)^{**}
                                                   RES 2,(IX+d),C^{**}
                                                                                        SET 1,(IX+d),B**
DDCB d 5A
                                     DDCB d 91
                                                                           DDCB d C8
             BIT 3,(IX+d)**
DDCB d 5B
                                     DDCB d 92
                                                   RES 2, (IX+d), D^*
                                                                           DDCB d C9
                                                                                        SET 1, (IX+d), C^*
             BIT 3,(IX+d)**
                                     DDCB d 93
                                                   RES 2,(IX+d),E^{**}
DDCB d 5C
                                                                           DDCB d CA
                                                                                        SET 1, (IX+d), D*
DDCB d 5D
             BIT 3,(IX+d)**
                                     DDCB d 94
                                                   RES 2, (IX+d), H^{**}
                                                                           DDCB d CB
                                                                                        SET 1, (IX+d), E^{**}
                                                   RES 2,(IX+d),L**
                                                                                        SET 1,(IX+d),H**
DDCB d 5E
             BIT 3,(IX+d)
                                     DDCB d 95
                                                                           DDCB d CC
             BIT 3,(IX+d)^{**}
DDCB d 5F
                                     DDCB d 96
                                                   RES 2, (IX+d)
                                                                           DDCB d CD
                                                                                        SET 1, (IX+d), L^*
             BIT 4,(IX+d)^{**}
                                                   RES 2,(IX+d),A^{**}
DDCB d 60
                                     DDCB d 97
                                                                           DDCB d CE
                                                                                        SET 1, (IX+d)
             BIT 4,(IX+d)**
                                                   RES 3,(IX+d),B**
                                                                                        SET 1,(IX+d),A**
DDCB d 61
                                     DDCB d 98
                                                                           DDCB d CF
             BIT 4,(IX+d)**
                                                   RES 3,(IX+d),C^{**}
                                     DDCB d 99
                                                                           DDCB d DO
                                                                                        SET 2, (IX+d), B**
DDCB d 62
             BIT 4,(IX+d)**
                                                   RES 3,(IX+d),D**
                                                                                        SET 2,(IX+d),C**
DDCB d 63
                                     DDCB d 9A
                                                                           DDCB d D1
             BIT 4,(IX+d)^{**}
                                                   RES 3,(IX+d),E**
                                                                                        SET 2,(IX+d),D**
DDCB d 64
                                     DDCB d 9B
                                                                           DDCB d D2
DDCB d 65
             BIT 4,(IX+d)**
                                     DDCB d 9C
                                                   RES 3,(IX+d),H^{**}
                                                                           DDCB d D3
                                                                                        SET 2, (IX+d), E^{**}
                                                                                        SET 2,(IX+d),H**
DDCB d 66
             BIT 4, (IX+d)
                                     DDCB d 9D
                                                   RES 3, (IX+d), L^*
                                                                           DDCB d D4
             BIT 4,(IX+d)**
                                     DDCB d 9E
                                                   RES 3, (IX+d)
DDCB d 67
                                                                           DDCB d D5
                                                                                        SET 2, (IX+d), L^{**}
                                                   RES 3,(IX+d),A^{**}
             BIT 5,(IX+d)**
DDCB d 68
                                     DDCB d 9F
                                                                           DDCB d D6
                                                                                        SET 2, (IX+d)
             BIT 5,(IX+d)^{**}
                                                   RES 4,(IX+d),B^{**}
                                                                                        SET 2,(IX+d),A**
DDCB d 69
                                     DDCB d AO
                                                                           DDCB d D7
             BIT 5,(IX+d)**
                                                   RES 4,(IX+d),C**
DDCB d 6A
                                     DDCB d A1
                                                                           DDCB d D8
                                                                                        SET 3, (IX+d), B^*
             BIT 5,(IX+d)**
                                                   RES 4,(IX+d),D**
                                                                                        SET 3,(IX+d),C**
DDCB d 6B
                                     DDCB d A2
                                                                           DDCB d D9
             BIT 5,(IX+d)**
                                                   RES 4,(IX+d),E**
                                                                                        SET 3,(IX+d),D**
DDCB d 6C
                                     DDCB d A3
                                                                           DDCB d DA
             BIT 5,(IX+d)**
                                                   RES 4,(IX+d),H**
                                     {\tt DDCB} \ {\tt d} \ {\tt A4}
                                                                                        SET 3,(IX+d),E**
DDCB d 6D
                                                                           DDCB d DB
                                                                                        SET 3,(IX+d),H**
DDCB d 6E
             BIT 5, (IX+d)
                                     DDCB d A5
                                                   RES 4, (IX+d), L^*
                                                                           DDCB d DC
DDCB d 6F
             BIT 5,(IX+d)^*
                                     DDCB d A6
                                                   RES 4, (IX+d)
                                                                           DDCB d DD
                                                                                        SET 3,(IX+d),L^{*}
                                                   RES 4,(IX+d),A^{**}
             BIT 6,(IX+d)**
DDCB d 70
                                     DDCB d A7
                                                                           DDCB d DE
                                                                                        SET 3,(IX+d)
             BIT 6,(IX+d)**
                                                                                        SET 3,(IX+d),A**
                                                   RES 5,(IX+d),B**
DDCB d 71
                                     DDCB d A8
                                                                           DDCB d DF
             BIT 6,(IX+d)**
                                                   RES 5,(IX+d),C^{**}
                                                                                        SET 4,(IX+d),B**
DDCB d 72
                                     DDCB d A9
                                                                           DDCB d EO
```

	**		7Y		**
DDCB d E1	SET 4,(IX+d),C**	ED29	BSRA DE, $B^{\mathrm{ZX}}$	ED6D	RETN**
DDCB d E2	SET 4,(IX+d),D**	ED2A	BSRL DE, $B_{TY}^{ZX}$	ED6E	IM O**
DDCB d E3	SET 4,(IX+d),E**	ED2B	BSRF DE, $B_{TX}^{ZX}$	ED6F	RLD
DDCB d E4	SET 4,(IX+d),H**	ED2C	BRLC DE, B <sup>ZX</sup>	ED70	IN F,(C)**
DDCB d E5	SET $4,(IX+d),L^{**}$	ED30	MUL D,E <sup>ZX</sup>	ED70	IN (C)**
DDCB d E6	SET 4,(IX+d)	ED31	ADD HL, $A^{\mathrm{ZX}}$	ED71	OUT (C),0**
DDCB d E7	SET 4,(IX+d),A**	ED32	ADD DE, $A^{\mathrm{ZX}}$	ED72	SBC HL,SP
DDCB d E8	SET 5,(IX+d),B**	ED33	ADD BC, AZX	ED73 m n	LD (nm),SP
DDCB d E9	SET 5,(IX+d),C**	ED34 m n	ADD HL,nm $^{ m ZX}$	ED74	NEG**
DDCB d EA	SET 5,(IX+d),D**	ED35 m n	ADD DE, $\mathtt{nm}^{\mathrm{ZX}}$	ED75	RETN**
DDCB d EB	SET 5,(IX+d),E**	ED36 m n	ADD BC, $\mathtt{nm}^{\mathrm{ZX}}$	ED76	IM 1**
DDCB d EC	SET 5,(IX+d),H**	ED40	IN B,(C)	ED78	IN A,(C)
DDCB d ED	SET 5,(IX+d),L**	ED41	OUT (C),B	ED79	OUT (C),A
DDCB d EE	SET 5, (IX+d)	ED42	SBC HL,BC	ED7A	ADC HL,SP
	CET E (IV.4) A**	ED43 m n	LD (nm),BC	ED7B m n	LD SP, (nm)
DDCB d EF	SET 5,(IX+d),A**	ED44	NEG	ED7C	NEG**
DDCB d FO	SET 6,(IX+d),B**	ED45	RETN	ED7C ED7D	RETN**
DDCB d F1	SET 6,(IX+d),C**	ED46	IM O		IM 2**
DDCB d F2	SET 6,(IX+d),D**	ED47	LD I,A	ED7E	IM Z
DDCB d F3	SET 6,(IX+d),E**	ED48	IN C,(C)	ED8A n m	PUSH nm <sup>ZX</sup>
DDCB d F4	SET $6$ ,(IX+d), $H^{**}$	ED49	OUT (C),C	ED90	OUTINB <sup>ZX</sup>
DDCB d F5	SET 6,(IX+d),L**	ED4A	ADC HL,BC	ED91 r n	NEXTREG r,nZX
DDCB d F6	SET 6,(IX+d)	ED4B m n	LD BC, (nm)	ED92 n	NEXTREG r, AZX
DDCB d F7	SET 6,(IX+d),A**	ED4C	NEG**	ED93	PIXELDNZX
DDCB d F8	SET 7,(IX+d),B**	ED4C ED4D	RETI	ED94	$ extstyle{PIXELAD}^{ extstyle{ZX}}$
DDCB d F9	SET 7,(IX+d),C**	ED4D ED4E	IM O**	ED95	SETAE <sup>ZX</sup>
DDCB d FA	SET 7,(IX+d),D**			ED97	JP (C) $^{ m ZX}$
DDCB d FB	SET 7, (IX+d), E**	ED4F	LD R,A	EDAO	LDI
DDCB d FC	SET 7, (IX+d), H**	ED50	IN D, (C)	EDA1	CPI
		ED51	OUT (C),D	EDA2	INI
DDCB d FD	SET 7,(IX+d),L**	ED52	SBC HL,DE	EDA3	OUTI
DDCB d FE	SET 7,(IX+d)	ED53 m n	LD (nm),DE	EDA4	$\mathtt{LDIX}^{\mathrm{ZX}}$
DDCB d FF	SET 7,(IX+d),A**	ED54	NEG**	EDA5	$ t LDWS^{ m ZX}$
DDE1	POP IX	ED55	RETN**	EDAC	$\mathtt{LDDX}^{\mathrm{ZX}}$
DDE3	EX (SP),IX	ED56	IM 1	EDA8	LDD
DDE5	PUSH IX	ED57	LD A,I	EDA9	CPD
DDE9	JP (IX)	ED58	IN E,(C)	EDAA	IND
DDF9	LD SP,IX	ED59	OUT (C),E	EDAB	OUTD
DE n	SBC A,n	ED5A	ADC HL, DE	EDB0	LDIR
DF	RST 18H	ED5B m n	LD DE,(nm)	EDB1	CPIR
EO	RET PO	ED5C	NEG**	EDB2	INIR
E1	POP HL	ED5D	RETN**	EDB3	OTIR
E2 m n	JP PO,nm	ED5E	IM 2	EDB4	LDIRX <sup>ZX</sup>
E3	EX (SP),HL	ED5F	LD A,R	EDB7	LDPIRX <sup>ZX</sup>
E4 m n	CALL PO,nm	ED60	IN H, (C)	EDBC	LDDRX <sup>ZX</sup>
E5	PUSH HL	ED61	OUT (C),H	EDB8	LDDR
E6 n	AND n	ED62	SBC HL,HL	EDB9	CPDR
E7	RST 20H	ED63 m n	LD (nm),HL	EDB9	INDR
E8	RET PE	ED64	NEG**		
E9	JP (HL)	ED65	RETN**	EDBB	OTDR
EA m n	JP PE,nm	ED65 ED66	IM O**	EE n	XOR n
EB	EX DE,HL			EF	RST 28H
EC m n	CALL PE,nm	ED67	RRD	FO	RET P
ED23	SWAPNIB <sup>ZX</sup>	ED68	IN L,(C)	F1	POP AF
ED24	MIRROR AZX	ED69	OUT (C),L	F2 m n	JP P,nm
ED24 ED27 n	TEST n <sup>ZX</sup>	ED6A	ADC HL, HL	F3	DI
ED27 II ED28	BSLA DE,B <sup>ZX</sup>	ED6B m n	LD HL, (nm)	F4 m n	CALL P,nm
ED28	BSLA DE,B <sup>ZX</sup>	ED6C	NEG**	F5	PUSH AF
EDZO	DOLK DE,D				

F6 n	OR n	FD73 d	LD (IY+d),E	FDCB d 18	RR (IY+d),B**
F7	RST 30H	FD74 d	LD (IY+d),H	FDCB d 19	RR (IY+d),C**
F8	RET M	FD75 d	LD (IY+d),L	FDCB d 1A	RR (IY+d),D**
F9	LD SP,HL	FD77 d	LD (IY+d),A	FDCB d 1B	RR (IY+d),E**
FA m n	JP M,nm	FD7C	LD A,IYH**	FDCB d 1C	RR (IY+d),H**
FB	EI	FD7D	LD A, IYL**	FDCB d 1D	RR (IY+d),L**
FC m n	CALL M,nm	FD7E d	LD A, (IY+d)	FDCB d 1E	RR (IY+d)
FD09	ADD IY,BC	FD84	ADD A,IYH**	FDCB d 1F	RR (IY+d),A**
FD19	ADD IY, DE	FD85	ADD A,IYL**	FDCB d 20	SLA (IY+d),B**
FD21 m n	LD IY,nm	FD86 d	ADD A, (IY+d)	FDCB d 21	SLA (IY+d),C**
FD22 m n	LD (nm),IY	FD8C	ADC A, IYH**	FDCB d 22	SLA (IY+d),D**
FD23	INC IY	FD8D	ADC A,IYL**	FDCB d 23	SLA (IY+d),E**
FD24	INC IYH**	FD8E d	ADC A, (IY+d)	FDCB d 24	SLA (IY+d),H**
FD25	DEC IYH**	FD94	SUB IYH**	FDCB d 25	SLA (IY+d),L**
FD26 n	LD IYH,n**	FD95	SUB IYL**	FDCB d 26	SLA (IY+d)
FD29	ADD IY,IY	FD96 d	SUB (IY+d)	FDCB d 27	SLA (IY+d),A**
FD2A m n	LD IY, (nm)	FD9C	SBC A,IYH**	FDCB d 28	SRA (IY+d),B**
FD2B	DEC IY	FD9D	SBC A,IYL**	FDCB d 29	SRA (IY+d),C**
FD2C	INC IYL**	FD9E d	SBC A, (IY+d)	FDCB d 2A	SRA (IY+d),D**
FD2D	DEC IYL**	FDA4	AND IYH**	FDCB d 2B	SRA (IY+d),E**
FD2E n	LD IYL,n**	FDA5	AND IYL**		SRA (IY+d),E SRA (IY+d),H**
FD34 d	INC (IY+d)	FDA6 d	AND (IY+d)	FDCB d 2C	SRA (IY+d),H
FD35 d	DEC (IY+d)	FDAC	XOR IYH**	FDCB d 2D	SRA (IY+d),L** SRA (IY+d)
FD36 d n	LD (IY+d),n	FDAD	XOR IYL**	FDCB d 2E	4-4
FD39	ADD IY,SP	FDAE d	XOR (IY+d)	FDCB d 2F	SRA (IY+d),A**
FD44	LD B,IYH**	FDB4	OR IYH**	FDCB d 30	SLI (IY+d),B**
FD45	LD B,IYL**	FDB5	OR IYL**	FDCB d 31	SLI (IY+d),C**
FD46 d	LD B,(IY+d)	FDB6 d	OR (IY+d)	FDCB d 32	SLI (IY+d),D**
FD4C	LD C, IYH**	FDBC	CP IYH**	FDCB d 33	SLI (IY+d),E**
FD4D	LD C, IYL**	FDBD	CP IYL**	FDCB d 34	SLI (IY+d),H**
FD4E d	LD C,(IY+d)	FDBE d	CP (IY+d)	FDCB d 35	SLI (IY+d),L**
FD54	LD D, IYH**	FDCB d 00	RLC (IY+d),B**	FDCB d 36	SLI (IY+d)**
FD55	LD D, IYL**	FDCB d 01	RLC (IY+d),C**	FDCB d 37	SLI (IY+d),A**
FD56 d	LD D,(IY+d)	FDCB d 01	RLC (IY+d),D**	FDCB d 38	SRL (IY+d),B**
FD5C	LD E,IYH**	FDCB d 02	RLC (IY+d),E**	FDCB d 39	SRL (IY+d),C**
FD5D	LD E,IYL**	FDCB d 03	RLC (IY+d),E	FDCB d 3A	SRL (IY+d),D**
FD5E d	LD E,(IY+d)	FDCB d 04 FDCB d 05		FDCB d 3B	SRL (IY+d),E**
FD60	LD IYH,B**	FDCB d 05	RLC (IY+d),L	FDCB d 3C	SRL (IY+d),H**
FD61	LD IYH,C**		RLC (IY+d),A**	FDCB d 3D	SRL (IY+d),L**
FD62	LD IYH,D**	FDCB d 07	RRC (IY+d),B**	FDCB d 3E	SRL (IY+d)
FD63	LD IYH,E**	FDCB d 08	RRC (II+d),B	FDCB d 3F	SRL (IY+d),A**
FD64	LD IYH,IYH**	FDCB d 09	RRC (IY+d),C**	FDCB d 40	BIT 0,(IY+d)**
FD65	LD IYH,IYL**	FDCB d OA	RRC (IY+d),D**	FDCB d 41	BIT 0,(IY+d)**
FD66 d	LD H, (IY+d)	FDCB d OB	RRC (IY+d),E**	FDCB d 42	BIT 0,(IY+d)**
FD67	LD IYH, A**	FDCB d OC	RRC (IY+d),H**	FDCB d 43	BIT 0,(IY+d)**
FD68	LD IYL,B**	FDCB d OD	RRC (IY+d),L**	FDCB d 44	BIT 0,(IY+d)**
FD69	LD IYL,C**	FDCB d OE	RRC (IY+d)	FDCB d 45	BIT 0,(IY+d)**
FD6A	LD IYL,D**	FDCB d OF	RRC (IY+d),A**	FDCB d 46	BIT 0,(IY+d)
FD6B	LD IYL,E**	FDCB d 10	RL (IY+d),B**	FDCB d 47	BIT 0,(IY+d)**
FD6C	LD IYL,IYH**	FDCB d 11	RL (IY+d),C**	FDCB d 48	BIT 1,(IY+d)**
FD6D	LD IYL,IYL**	FDCB d 12	RL (IY+d),D**	FDCB d 49	BIT 1,(IY+d)**
FD6E d	LD IIL,IIL LD L,(IY+d)	FDCB d 13	RL (IY+d),E**	FDCB d 4A	BIT 1,(IY+d)**
FD6F	LD L, (II'd) LD IYL, A**	FDCB d 14	RL (IY+d),H**	FDCB d 4B	BIT 1,(IY+d)**
FD70 d	LD IIL,A LD (IY+d),B	FDCB d 15	RL (IY+d),L**	FDCB d 4C	BIT 1,(IY+d)**
FD70 d FD71 d	LD (IY+d),C	FDCB d 16	RL (IY+d)	FDCB d 4D	BIT 1,(IY+d)**
FD71 d FD72 d	LD (IY+d),D	FDCB d 17	RL (IY+d),A**	FDCB d 4E	BIT 1,(IY+d)
1012 U	LD (11.47,D				

```
BIT 1,(IY+d)**
FDCB d 4F
                                     FDCB d 86
                                                  RES 0,(IY+d)
                                                                          FDCB d BD
                                                                                       RES 7, (IY+d), L**
             BIT 2,(IY+d)^{**}
                                                  RES 0,(IY+d),A^{**}
FDCB d 50
                                     FDCB d 87
                                                                          FDCB d BE
                                                                                       RES 7, (IY+d)
             BIT 2,(IY+d)^{**}
FDCB d 51
                                     FDCB d 88
                                                  RES 1, (IY+d), B^{*}
                                                                          FDCB d BF
                                                                                       RES 7, (IY+d), A^3
             BIT 2,(IY+d)**
FDCB d 52
                                                  RES 1,(IY+d),C**
                                                                          FDCB d CO
                                                                                       SET 0, (IY+d), B**
                                     FDCB d 89
             BIT 2,(IY+d)**
                                                                                       SET 0,(IY+d),C**
                                                  RES 1,(IY+d),D**
                                                                          FDCB d C1
FDCB d 53
                                     FDCB d 8A
             BIT 2,(IY+d)^{**}
                                                  RES 1,(IY+d),E**
                                                                                       SET 0,(IY+d),D**
                                                                          FDCB d C2
FDCB d 54
                                     FDCB d 8B
             BIT 2,(IY+d)^{**}
                                                                                       SET 0,(IY+d),E**
                                                  RES 1,(IY+d),H**
FDCB d 55
                                     FDCB d 8C
                                                                          FDCB d C3
                                                                          FDCB d C4
                                                                                       SET 0, (IY+d), H*
FDCB d 56
             BIT 2,(IY+d)
                                     FDCB d 8D
                                                  RES 1, (IY+d), L^*
             BIT 2,(IY+d)^{**}
                                                                          FDCB d C5
FDCB d 57
                                     FDCB d 8E
                                                  RES 1, (IY+d)
                                                                                       SET 0,(IY+d),L^*
             BIT 3,(IY+d)^{**}
                                                  RES 1,(IY+d),A^{**}
                                                                          FDCB d C6
                                                                                       SET 0,(IY+d)
FDCB d 58
                                     FDCB d 8F
                                                                                       SET 0,(IY+d),A**
             BIT 3,(IY+d)^{**}
                                                  RES 2,(IY+d),B**
                                                                          FDCB d C7
FDCB d 59
                                     FDCB d 90
             BIT 3,(IY+d)^{**}
                                                  RES 2,(IY+d),C**
                                                                                       SET 1,(IY+d),B**
FDCB d 5A
                                     FDCB d 91
                                                                          FDCB d C8
             BIT 3,(IY+d)**
                                                                          FDCB d C9
                                                                                       SET 1,(IY+d),C**
FDCB d 5B
                                     FDCB d 92
                                                  RES 2, (IY+d), D**
             BIT 3,(IY+d)**
                                                  RES 2,(IY+d),E**
                                                                          FDCB d CA
                                                                                       SET 1,(IY+d),D**
FDCB d 5C
                                     FDCB d 93
             BIT 3,(IY+d)**
                                                  RES 2, (IY+d), H**
                                                                                       SET 1,(IY+d),E**
FDCB d 5D
                                    FDCB d 94
                                                                          FDCB d CB
                                                                                       SET 1,(IY+d),H**
                                                  RES 2, (IY+d), L**
FDCB d 5E
                                                                          FDCB d CC
             BIT 3,(IY+d)
                                     FDCB d 95
             BIT 3,(IY+d)^{**}
                                                                                       SET 1,(IY+d),L*
FDCB d 5F
                                     FDCB d 96
                                                  RES 2, (IY+d)
                                                                          FDCB d CD
             BIT 4,(IY+d)**
                                                  RES 2,(IY+d),A**
                                                                          FDCB d CE
                                                                                       SET 1,(IY+d)
FDCB d 60
                                    FDCB d 97
             BIT 4,(IY+d)**
                                                                                       SET 1,(IY+d),A**
                                                  RES 3,(IY+d),B**
                                                                          FDCB d CF
FDCB d 61
                                     FDCB d 98
             BIT 4,(IY+d)^{**}
                                                                                       SET 2,(IY+d),B**
                                                  RES 3,(IY+d),C**
FDCB d 62
                                    FDCB d 99
                                                                          FDCB d DO
             BIT 4,(IY+d)^{**}
                                                                                       SET 2,(IY+d),C**
                                                  RES 3,(IY+d),D**
                                                                          FDCB d D1
FDCB d 63
                                     FDCB d 9A
             BIT 4,(IY+d)^{**}
                                                                                       SET 2,(IY+d),D**
FDCB d 64
                                     FDCB d 9B
                                                  RES 3, (IY+d), E^*
                                                                          FDCB d D2
                                                                                       SET 2,(IY+d),E**
             BIT 4,(IY+d)**
                                                  RES 3,(IY+d),H**
                                                                          FDCB d D3
FDCB d 65
                                    FDCB d 9C
FDCB d 66
             BIT 4, (IY+d)
                                     FDCB d 9D
                                                  RES 3,(IY+d),L^{**}
                                                                          FDCB d D4
                                                                                       SET 2, (IY+d), H**
             BIT 4,(IY+d)^{**}
                                                                                       SET 2,(IY+d),L**
FDCB d 67
                                     FDCB d 9E
                                                  RES 3,(IY+d)
                                                                          FDCB d D5
             BIT 5,(IY+d)**
                                                  RES 3, (IY+d), A**
                                    FDCB d 9F
                                                                          FDCB d D6
                                                                                       SET 2, (IY+d)
FDCB d 68
             BIT 5,(IY+d)^{**}
                                                                                       SET 2,(IY+d),A**
                                                  RES 4,(IY+d),B**
FDCB d 69
                                     FDCB d AO
                                                                          FDCB d D7
             BIT 5,(IY+d)^{**}
                                                                                       SET 3,(IY+d),B**
                                                  RES 4, (IY+d), C**
                                                                          FDCB d D8
FDCB d 6A
                                    FDCB d A1
             BIT 5,(IY+d)^{**}
                                                                                       SET 3,(IY+d),C**
                                                  RES 4, (IY+d), D**
FDCB d 6B
                                                                          FDCB d D9
                                     FDCB d A2
             BIT 5,(IY+d)^{**}
                                                  RES 4,(IY+d),E**
                                                                                       SET 3,(IY+d),D**
                                                                          FDCB d DA
FDCB d 6C
                                     FDCB d A3
             BIT 5,(IY+d)^{**}
                                                  RES 4,(IY+d),H^{**}
                                                                                       SET 3,(IY+d),E**
FDCB d 6D
                                     FDCB d A4
                                                                          FDCB d DB
                                                                                       SET 3, (IY+d), H*
FDCB d 6E
             BIT 5,(IY+d)
                                     FDCB d A5
                                                  RES 4, (IY+d), L*
                                                                          FDCB d DC
                                                                          FDCB d DD
                                                                                       SET 3, (IY+d), L*
FDCB d 6F
             BIT 5,(IY+d)^{*}
                                     FDCB d A6
                                                  RES 4, (IY+d)
                                                  RES 4,(IY+d),A^{**}
             BIT 6,(IY+d)**
FDCB d 70
                                     FDCB d A7
                                                                          FDCB d DE
                                                                                       SET 3,(IY+d)
                                                                                       SET 3,(IY+d),A**
             BIT 6,(IY+d)**
                                                  RES 5,(IY+d),B^{**}
                                                                          FDCB d DF
FDCB d 71
                                     FDCB d A8
             BIT 6,(IY+d)^{**}
                                                                                       SET 4,(IY+d),B**
                                                  RES 5,(IY+d),C**
FDCB d 72
                                     FDCB d A9
                                                                          FDCB d E0
             BIT 6,(IY+d)^{**}
                                                                                       SET 4,(IY+d),C**
FDCB d 73
                                    FDCB d AA
                                                  RES 5, (IY+d), D^*
                                                                          FDCB d E1
             BIT 6,(IY+d)^{**}
                                                  RES 5,(IY+d),E**
                                                                          FDCB d E2
                                                                                       SET 4, (IY+d), D**
FDCB d 74
                                     FDCB d AB
             BIT 6,(IY+d)^{**}
                                                                                       SET 4,(IY+d),E**
                                                  RES 5, (IY+d), H**
                                                                          FDCB d E3
FDCB d 75
                                     FDCB d AC
                                                                          FDCB d E4
                                                                                       SET 4, (IY+d), H**
                                                  RES 5,(IY+d),L**
FDCB d 76
             BIT 6,(IY+d)
                                     FDCB d AD
             BIT 6,(IY+d)**
FDCB d 77
                                     FDCB d AE
                                                  RES 5, (IY+d)
                                                                          FDCB d E5
                                                                                       SET 4, (IY+d), L^{*}
             BIT 7,(IY+d)**
                                                  RES 5,(IY+d),A**
FDCB d 78
                                     FDCB d AF
                                                                          FDCB d E6
                                                                                       SET 4, (IY+d)
             BIT 7,(IY+d)**
                                                                          FDCB d E7
                                                                                       SET 4, (IY+d), A^*
FDCB d 79
                                     FDCB d BO
                                                  RES 6, (IY+d), B^{**}
             BIT 7,(IY+d)^{**}
                                                                                       SET 5, (IY+d), B**
                                                  RES 6, (IY+d), C**
                                                                          FDCB d E8
FDCB d 7A
                                     FDCB d B1
             BIT 7,(IY+d)^{**}
                                                  RES 6,(IY+d),D**
                                                                                       SET 5,(IY+d),C**
                                                                          FDCB d E9
FDCB d 7B
                                     FDCB d B2
             BIT 7,(IY+d)^{**}
                                                                                       SET 5,(IY+d),D**
                                                  RES 6,(IY+d),E**
FDCB d 7C
                                     FDCB d B3
                                                                          FDCB d EA
             BIT 7,(IY+d)**
                                                                                       SET 5, (IY+d), E*
FDCB d 7D
                                    FDCB d B4
                                                  RES 6, (IY+d), H*
                                                                          FDCB d EB
                                                  RES 6, (IY+d), L**
FDCB d 7E
                                                                          FDCB d EC
                                                                                       SET 5, (IY+d), H**
             BIT 7, (IY+d)
                                     FDCB d B5
             BIT 7,(IY+d)^{**}
                                                                          FDCB d ED
                                                                                       SET 5, (IY+d), L^{**}
FDCB d 7F
                                     FDCB d B6
                                                  RES 6, (IY+d)
                                                  RES 6,(IY+d),A^{**}
             RES 0,(IY+d),B**
                                                                          FDCB d EE
                                                                                       SET 5,(IY+d)
FDCB d 80
                                     FDCB d B7
                                                                                       SET 5,(IY+d),A**
                                                  RES 7,(IY+d),B**
FDCB d 81
             RES 0, (IY+d), C^*
                                     FDCB d B8
                                                                          FDCB d EF
                                                  RES 7, (IY+d), C^{*}
                                                                          FDCB d FO
                                                                                       SET 6, (IY+d), B^*
FDCB d 82
             RES 0,(IY+d),D^*
                                     FDCB d B9
                                                                                       SET 6, (IY+d), C**
                                                                          FDCB d F1
FDCB d 83
             RES 0,(IY+d),E^{**}
                                     FDCB d BA
                                                  RES 7,(IY+d),D^{**}
             RES 0,(IY+d),H**
                                                  RES 7,(IY+d),E^{**}
                                                                                       SET 6, (IY+d), D**
FDCB d 84
                                    FDCB d BB
                                                                          FDCB d F2
             RES 0,(IY+d),L**
                                                  RES 7,(IY+d),H**
                                                                          FDCB d F3
                                                                                       SET 6, (IY+d), E**
FDCB d 85
                                    FDCB d BC
```

FDCB d F4	SET 6,(IY+d),H**	FDCB d FA	SET 7,(IY+d),D**	FDE1	POP IY
FDCB d F5	SET 6,(IY+d),L**	FDCB d FB	SET 7,(IY+d),E**	FDE3	EX (SP),IY
FDCB d F6	SET 6,(IY+d)	FDCB d FC	SET 7,(IY+d),H**	FDE5	PUSH IY
FDCB d F7	SET 6,(IY+d),A**	FDCB d FD	SET 7,(IY+d),L**	FDE9	JP (IY)
FDCB d F8	SET 7,(IY+d),B**	FDCB d FE	SET 7,(IY+d)	FDF9	LD SP, IY
FDCB d F9	SET 7,(IY+d),C**	FDCB d FF	SET 7,(IY+d),A**	FE n	CP n
				FF	RST 38H

This page intentionally left empty

# Appendix C

# **Bibliography**

- [1] Mark Rison Z80 page for !CPC. http://www.acorn.co.uk/~mrison/en/cpc/tech.html
- [2] YAZE (Yet Another Z80 Emulator). This is a CPM emulator by Frank Cringle. It emulates almost every undocumented flag, very good emulator. Also includes a very good instruction exerciser and is released under the GPL.

ftp://ftp.ping.de/pub/misc/emulators/yaze-1.10.tar.gz

Note: the instruction exerciser zexdoc/zexall does not test I/O instructions and not all normal instructions (for instance LD A,(IX+n) is tested, but not with different values of n, just n=1, values above 128 (LD A,(IX-n) are not tested) but it still gives a pretty good idea of how well a simulated Z80 works.

- [3] Z80 Family Official Support Page by Thomas Scherrer. Very good your one-stop Z80 page. http://www.geocities.com/SiliconValley/Peaks/3938/z80\_home.htm
- [4] Spectrum FAQ technical information. http://www.worldofspectrum.org/faq/
- [5] Gerton Lunter's Spectrum emulator (Z80). In the package there is a file TECHINFO.DOC, which contains a lot of interesting information. Note that the current version can only be unpacked in Windows.

ftp://ftp.void.jump.org/pub/sinclair/emulators/pc/dos/z80-400.zip

- [6] Mostek Z80 Programming Manual a very good reference to the Z80.
- [7] Z80 Product Specification, from MSX2 Hardware Information. http://www.hardwareinfo.msx2.com/pdf/Zilog/z80.pdf
- [8] ZX Spectrum Next information. https://wiki.specnext.dev/

This page intentionally left empty

# Appendix D

## **GNU Free Documentation License**

Version 1.1, March 2000

Copyright © 2000 Free Software Foundation, Inc. 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA Everyone is permitted to copy and distribute verbatim copies of this license document, but changing it is not allowed.

#### Preamble

The purpose of this License is to make a manual, textbook, or other written document "free" in the sense of freedom: to assure everyone the effective freedom to copy and redistribute it, with or without modifying it, either commercially or non-commercially. Secondarily, this License preserves for the author and publisher a way to get credit for their work, while not being considered responsible for modifications made by others.

This License is a kind of "copyleft", which means that derivative works of the document must themselves be free in the same sense. It complements the GNU General Public License, which is a copyleft license designed for free software.

We have designed this License in order to use it for manuals for free software, because free software needs free documentation: a free program should come with manuals providing the same freedoms that the software does. But this License is not limited to software manuals; it can be used for any textual work, regardless of subject matter or whether it is published as a printed book. We recommend this License principally for works whose purpose is instruction or reference.

## D.1 Applicability and Definitions

This License applies to any manual or other work that contains a notice placed by the copyright holder saying it can be distributed under the terms of this License. The "Document", below, refers to any such manual or work. Any member of the public is a licensee, and is addressed as "you".

A "Modified Version" of the Document means any work containing the Document or a portion of it,

either copied verbatim, or with modifications and/or translated into another language.

A "Secondary Section" is a named appendix or a front-matter section of the Document that deals exclusively with the relationship of the publishers or authors of the Document to the Document's overall subject (or to related matters) and contains nothing that could fall directly within that overall subject. (For example, if the Document is in part a textbook of mathematics, a Secondary Section may not explain any mathematics.) The relationship could be a matter of historical connection with the subject or with related matters, or of legal, commercial, philosophical, ethical or political position regarding them.

The "Invariant Sections" are certain Secondary Sections whose titles are designated, as being those of Invariant Sections, in the notice that says that the Document is released under this License.

The "Cover Texts" are certain short passages of text that are listed, as Front-Cover Texts or Back-Cover Texts, in the notice that says that the Document is released under this License.

A "Transparent" copy of the Document means a machine-readable copy, represented in a format whose specification is available to the general public, whose contents can be viewed and edited directly and straightforwardly with generic text editors or (for images composed of pixels) generic paint programs or (for drawings) some widely available drawing editor, and that is suitable for input to text formatters or for automatic translation to a variety of formats suitable for input to text formatters. A copy made in an otherwise Transparent file format whose mark-up has been designed to thwart or discourage subsequent modification by readers is not Transparent. A copy that is not "Transparent" is called "Opaque".

Examples of suitable formats for Transparent copies include plain ASCII without mark-up, Texinfo input format, IATEX input format, SGML or XML using a publicly available DTD, and standard-conforming simple HTML designed for human modification. Opaque formats include PostScript, PDF, proprietary formats that can be read and edited only by proprietary word processors, SGML or XML for which the DTD and/or processing tools are not generally available, and the machine-generated HTML produced by some word processors for output purposes only.

The "Title Page" means, for a printed book, the title page itself, plus such following pages as are needed to hold, legibly, the material this License requires to appear in the title page. For works in formats which do not have any title page as such, "Title Page" means the text near the most prominent appearance of the work's title, preceding the beginning of the body of the text.

#### D.2 Verbatim Copying

You may copy and distribute the Document in any medium, either commercially or non-commercially, provided that this License, the copyright notices, and the license notice saying this License applies to the Document are reproduced in all copies, and that you add no other conditions whatsoever to those of this License. You may not use technical measures to obstruct or control the reading or further copying of the copies you make or distribute. However, you may accept compensation in exchange for copies. If you distribute a large enough number of copies you must also follow the conditions in section 3.

You may also lend copies, under the same conditions stated above, and you may publicly display copies.

#### D.3 Copying in Quantity

If you publish printed copies of the Document numbering more than 100, and the Document's license notice requires Cover Texts, you must enclose the copies in covers that carry, clearly and legibly, all these Cover Texts: Front-Cover Texts on the front cover, and Back-Cover Texts on the back cover. Both covers must also clearly and legibly identify you as the publisher of these copies. The front cover must present the full title with all words of the title equally prominent and visible. You may add other material on the covers in addition. Copying with changes limited to the covers, as long as they preserve the title of the Document and satisfy these conditions, can be treated as verbatim copying in other respects.

If the required texts for either cover are too voluminous to fit legibly, you should put the first ones listed (as many as fit reasonably) on the actual cover, and continue the rest onto adjacent pages.

If you publish or distribute Opaque copies of the Document numbering more than 100, you must either include a machine-readable Transparent copy along with each Opaque copy, or state in or with each Opaque copy a publicly-accessible computer-network location containing a complete Transparent copy of the Document, free of added material, which the general network-using public has access to download anonymously at no charge using public-standard network protocols. If you use the latter option, you must take reasonably prudent steps, when you begin distribution of Opaque copies in quantity, to ensure that this Transparent copy will remain thus accessible at the stated location until at least one year after the last time you distribute an Opaque copy (directly or through your agents or retailers) of that edition to the public.

It is requested, but not required, that you contact the authors of the Document well before redistributing any large number of copies, to give them a chance to provide you with an updated version of the Document.

## D.4 Modifications

You may copy and distribute a Modified Version of the Document under the conditions of sections 2 and 3 above, provided that you release the Modified Version under precisely this License, with the Modified Version filling the role of the Document, thus licensing distribution and modification of the Modified Version to whoever possesses a copy of it. In addition, you must do these things in the Modified Version:

- Use in the Title Page (and on the covers, if any) a title distinct from that of the Document, and from those of previous versions (which should, if there were any, be listed in the History section of the Document). You may use the same title as a previous version if the original publisher of that version gives permission.
- List on the Title Page, as authors, one or more persons or entities responsible for authorship of the modifications in the Modified Version, together with at least five of the principal authors of the Document (all of its principal authors, if it has less than five).
- State on the Title page the name of the publisher of the Modified Version, as the publisher.
- Preserve all the copyright notices of the Document.
- Add an appropriate copyright notice for your modifications adjacent to the other copyright notices.

- Include, immediately after the copyright notices, a license notice giving the public permission to use the Modified Version under the terms of this License, in the form shown in the Addendum below.
- Preserve in that license notice the full lists of Invariant Sections and required Cover Texts given in the Document's license notice.
- Include an unaltered copy of this License.
- Preserve the section entitled "History", and its title, and add to it an item stating at least the title, year, new authors, and publisher of the Modified Version as given on the Title Page. If there is no section entitled "History" in the Document, create one stating the title, year, authors, and publisher of the Document as given on its Title Page, then add an item describing the Modified Version as stated in the previous sentence.
- Preserve the network location, if any, given in the Document for public access to a Transparent copy of the Document, and likewise the network locations given in the Document for previous versions it was based on. These may be placed in the "History" section. You may omit a network location for a work that was published at least four years before the Document itself, or if the original publisher of the version it refers to gives permission.
- In any section entitled "Acknowledgements" or "Dedications", preserve the section's title, and preserve in the section all the substance and tone of each of the contributor acknowledgements and/or dedications given therein.
- Preserve all the Invariant Sections of the Document, unaltered in their text and in their titles. Section numbers or the equivalent are not considered part of the section titles.
- Delete any section entitled "Endorsements". Such a section may not be included in the Modified Version.
- Do not retitle any existing section as "Endorsements" or to conflict in title with any Invariant Section.

If the Modified Version includes new front-matter sections or appendices that qualify as Secondary Sections and contain no material copied from the Document, you may at your option designate some or all of these sections as invariant. To do this, add their titles to the list of Invariant Sections in the Modified Version's license notice. These titles must be distinct from any other section titles.

You may add a section entitled "Endorsements", provided it contains nothing but endorsements of your Modified Version by various parties – for example, statements of peer review or that the text has been approved by an organization as the authoritative definition of a standard.

You may add a passage of up to five words as a Front-Cover Text, and a passage of up to 25 words as a Back-Cover Text, to the end of the list of Cover Texts in the Modified Version. Only one passage of Front-Cover Text and one of Back-Cover Text may be added by (or through arrangements made by) any one entity. If the Document already includes a cover text for the same cover, previously added by you or by arrangement made by the same entity you are acting on behalf of, you may not add another; but you may replace the old one, on explicit permission from the previous publisher that added the old one.

The author(s) and publisher(s) of the Document do not by this License give permission to use their names for publicity for or to assert or imply endorsement of any Modified Version.

#### D.5 Combining Documents

You may combine the Document with other documents released under this License, under the terms defined in section 4 above for modified versions, provided that you include in the combination all of the Invariant Sections of all of the original documents, unmodified, and list them all as Invariant Sections of your combined work in its license notice.

The combined work need only contain one copy of this License, and multiple identical Invariant Sections may be replaced with a single copy. If there are multiple Invariant Sections with the same name but different contents, make the title of each such section unique by adding at the end of it, in parentheses, the name of the original author or publisher of that section if known, or else a unique number. Make the same adjustment to the section titles in the list of Invariant Sections in the license notice of the combined work.

In the combination, you must combine any sections entitled "History" in the various original documents, forming one section entitled "History"; likewise combine any sections entitled "Acknowledgements", and any sections entitled "Dedications". You must delete all sections entitled "Endorsements."

#### D.6 Collections of Documents

You may make a collection consisting of the Document and other documents released under this License, and replace the individual copies of this License in the various documents with a single copy that is included in the collection, provided that you follow the rules of this License for verbatim copying of each of the documents in all other respects.

You may extract a single document from such a collection, and distribute it individually under this License, provided you insert a copy of this License into the extracted document, and follow this License in all other respects regarding verbatim copying of that document.

### D.7 Aggregation With Independent Works

A compilation of the Document or its derivatives with other separate and independent documents or works, in or on a volume of a storage or distribution medium, does not as a whole count as a Modified Version of the Document, provided no compilation copyright is claimed for the compilation. Such a compilation is called an "aggregate", and this License does not apply to the other self-contained works thus compiled with the Document, on account of their being thus compiled, if they are not themselves derivative works of the Document.

If the Cover Text requirement of section 3 is applicable to these copies of the Document, then if the Document is less than one quarter of the entire aggregate, the Document's Cover Texts may be placed on covers that surround only the Document within the aggregate. Otherwise they must appear on covers around the whole aggregate.

#### D.8 Translation

Translation is considered a kind of modification, so you may distribute translations of the Document under the terms of section 4. Replacing Invariant Sections with translations requires special permission

from their copyright holders, but you may include translations of some or all Invariant Sections in addition to the original versions of these Invariant Sections. You may include a translation of this License provided that you also include the original English version of this License. In case of a disagreement between the translation and the original English version of this License, the original English version will prevail.

#### D.9 Termination

You may not copy, modify, sublicense, or distribute the Document except as expressly provided for under this License. Any other attempt to copy, modify, sublicense or distribute the Document is void, and will automatically terminate your rights under this License. However, parties who have received copies, or rights, from you under this License will not have their licenses terminated so long as such parties remain in full compliance.

### D.10 Future Revisions of This License

The Free Software Foundation may publish new, revised versions of the GNU Free Documentation License from time to time. Such new versions will be similar in spirit to the present version, but may differ in detail to address new problems or concerns. See http://www.gnu.org/copyleft/.

Each version of the License is given a distinguishing version number. If the Document specifies that a particular numbered version of this License "or any later version" applies to it, you have the option of following the terms and conditions either of that specified version or of any later version that has been published (not as a draft) by the Free Software Foundation. If the Document does not specify a version number of this License, you may choose any version ever published (not as a draft) by the Free Software Foundation.