一、 8086 的寄存器组成

8086 共有 14 个寄存器, 均为 16 位.

1.4个通用数据寄存器,可拆分为AL,AH,BL,BH,CL,CH,DL,DH8个8位寄存器单独使用

- AX:累加器
- BX:基址寄存器
- CX:计数器
- DX:数据寄存器
- 2.4 个地址寄存器
 - BP:基址指针
 - SP:堆栈指针
 - SI:源变址寄存器
 - DI:目的变址寄存器
- 3.4 个段寄存器
 - CS:代码段寄存器
 - DS:数据段寄存器
 - ES:附加段寄存器
 - SS:堆栈段寄存器
- 4. 指令指针寄存器 IP
- 5. 程序状态字 PSW

系统复位时初值

除 CS=0FFFFH 外,其它均为 0000H; 标志寄存器为 0, 指令队列为空. 所以,8086 启动后从 FFFF:0000 开始执行.

二、 8086 的七种寻址方式

1.立即寻址

- (1) 操作数直接存放在指令中,作为指令的一部分放在代码中.
- (2) 立即数可以是 8 位或 16 位的. 按照高高低低的方式保存.
- (3) 只能用于源操作数,不能用于目的操作数.

比如: mov ax,1234h

mov al,56h

2.寄存器寻址

- (1) 操作数在指定的寄存器中, 指令中指定寄存器号.
- (2) 对于 16 位寄存器,可以使用所有通用寄存器,以及段寄存器.
- (3) 对于 8 位寄存器, 可以使用 AH,AL, ...

3.直接寻址

- (1) 在指令中直接给出位移量, 存放在代码段中指令操作码之后.
- (2) 有效地址根据 16D*段寄存器+EA 得到
- (3) 汇编语言中可以用变量代表数值地址,以下两种形式等效:

mov ah,var

mov ah,[var]

(4) 段寄存器默认为 DS, 可以指定段超越前缀(CS,SS,ES)

4.寄存器间接寻址

- (1) 操作数的有效地址 EA 在基址寄存器(BX/BP)或变址寄存器(SI/DI)中,而操作数在内存中
- (2) 若选用 BX/SI/DI 寄存器间址,则操作数一般在数据段中,用 DS 提供段基址
- (3) 若选用 BP 寄存器提供间址,则操作数一般在堆栈段中,用 SS 提供段基址
- (4) 用 SI/DI/BX/BP 作间址时允许段超越前缀(ES,SS,CS,DS)

5.寄存器相对地址

- (1) 操作数的有效地址是一个基址或变址寄存器的内容和指定的 8 位或 16 位位移量之和
- (2) 若选用 BX/SI/DI 寄存器提供基地址或变地址,则操作数一般在数据段区域中,用 DS 提供段基址

物理地址 PA = 16*DS+EA = 16*DS+位移量+(BX/SI/DI)

例如: MOV AX,VAR[DI], 等价于 MOV AX,[VAR+DI]

- (3) 若选用 BP 提供基地址,则操作数默认在堆栈段中,用 SS 提供段基址
 - 物理地址 PA = 16*SS+EA = 16*SS+位移量+BP
- (4) 允许使用段超越前缀(CS,SS,DS,ES)

6.基址加变址寻址

- (1) 操作数的有效地址是一个基址寄存器和一个变址寄存器的内容之和.
- (2) 若选用 BX 提供基地址,SI/DI 提供变地址,则操作数一般在数据段中,用 DS 提供段基址

物理地址 PA = 16*DS+EA = 16*DS+BX+(SI/DI)

- (3) 若选用 BP 寄存器提供基地址,SI/DI 提供变地址,则操作数在堆栈段中,用 SS 提供段基址
- (4) 必须是一个基址寄存器和一个变址寄存器的组合
- (5) 允许使用段超越前缀(CS,SS,DS,ES)

7.相对基址加变址寻址

- (1) 操作数的有效地址是一个基址寄存器和一个变址寄存器的内容和 8 位或 16 位位移量之和
- (2) 若选用 BX 提供基地址,SI/DI 提供变地址,则操作数一般在数据段中,用 DS 提供段基址
- (3) 若选用 BP 寄存器提供基地址,SI/DI 提供变地址,则操作数在堆栈段中,用 SS 提供段基址
- (4) 允许使用段超越前缀(CS,SS,DS,ES)

8.与转移地址有关的寻址方式

这类寻址方式用于确定条件转移指令,无条件转移指令及 CAL 指令的转向地址.它可以分为段内转移和 段间转移.对于段内转移,只需修改指令指针 IP,它可进一步细分为段内直接寻址,段内间接寻址.对于段间 转移,则需要同时修改代码段寄存器 CS 和指令指针 IP,它可进一步细分段间直接寻址,段间间接寻址.

(1) 段内直接寻址

定义:转向的有效地址 EA 是当前 IP 寄存器的内容和指令中指定的 8 位或 16 位位移量之和.

a.在机器指令中,转向的有效地址 EA 用相对于当前 IP 值的位移量来表示,

指令中的位移量是转向的有效地址与当前 IP 值之差, 即:

位移量=转向有效地址-当前 IP

b.对于 16 位的位移量,取值范围是-32768~+32767;对于 8 位,取值范围为-128~+127.

c.这种寻址方式适用于条件转移,无条件转移指令及调用指令 CALL.对条件转移指令,

只能用段内直接转移,并且位移量只允许 8 位;对于无条件转移指令,当位移量为 8 位时称为短跳转, 当位移量为 16 位时称为近跳转

d.汇编指令格式:

jmp near ptr LL1 ;IP+16 位位移量 => IP

jmp short LL2 ;IP+8 位位移量 => IP

(2) 段内间接寻址

定义:转向的有效地址是一个寄存器或一个存储单元的内容,这内容可以用数据寻址方式中除立即数以外的任何一种寻址方式取得,然后用得到的转向有效地址来取代 IP 寄存器的内容.

a.这种寻址方式和以下两种段间寻址方式都不能用于条件转移指令.

b.汇编格式:

jmp bx

jmp word pr[bx]

(3) 段间直接寻址

定义:指令中直接提供转向段基址和偏移地址,从而实现从一段转移到另一段的操作

- a.用指令中指定的偏移地址->IP,用指令中指定的段地址->CS
- b.汇编指令的格式:

jmp far ptr LLL

其中,LLL 是转向的符号地址, far ptr 是段间转移操作符,执行的操作:

取 LLL 的偏移地址送 IP,取 LLL 的段基址送 CS

(4) 段间间接寻址

定义:用内存中两个相继字的内容取代 IP,CS 以达到段间转移目的.内存单元的地址是由紧跟

在操作码之后除立即数方式和寄存器以外的任何一种寻址方式得到.

- a.用内存中两个相继字的低字取代 IP,高字取代 CS
- b.汇编语言格式

jmp dword ptr [bx]

三、8086 中的程序状态字寄存器 FLAG

16 位的程序状态字寄存器 PSW, 它有 3 个控制标志(IF,DF,TF)和 6 个状态标志(SF,PF,ZF,OF,CF,AF).

控制标志是用于控制 CPU 某方面操作的标志,状态标志是部分指令执行结果的标志. PSW 寄存器的格式如下:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				OF	DF	IF	TF	SF	ZF		AF		PF		CF

IF:中断允许标志,用于控制 CPU 能否响应可屏蔽中断请求,IF=1 能够响应,IF=0 不能响应.

DF:方向标志,用于指示串操作中变址寄存器是增量变化还是减量变化,DF=1 向地址减小的方向变化,DF=0 向地址增加的方向变化.

TF:单步跟踪标志, TF=1 程序执行完当前指令后暂停,TF=0 程序执行当前指令后不暂停.

SF:符号标志,用于指示指令执行结果的最高二进制位是 0 还是 1,为 0,则 SF=0,代表正数; 为 1,则 SF=1,代表负数.

PF:奇偶校验标志,用于表示指令执行结果的低 8 位中 1 的个数是奇数还是偶数,若为奇数个"1",则 PF=0, 若为偶数个"1",则 PF=1.

ZF:零标志,用于表示指令执行结果是否为 0. 若为 0 则 ZF=1,若不为 0 则 ZF=0.

OF:有符号数的溢出标志. 用于表示指令执行结果是否超出有符号数的表示范围,若超出则 OF=1,否则 OF=0. 对于加减运算,可以通过以下几种情况来判断:

正数+正数=负数

正数-负数=负数 即:正数+正数=负数

负数-正数=正数 即:-(正数+正数)=正数 => 正数+正数=负数

负数+负数=正数 即:-(正数+正数)=正数 => 正数+正数=负数

以上4个规则只需要明白第1个就可,其余3个都多通过移项/提取负号等转化为与正数+正数=负数相等的形式,所以只需记住正数+正数=负数即可.

CF:进位/借位标志,无符号数的溢出标志. 用来表示指令执行结果的最高位是否有向更高位进位或借位, 若有则 CF=1,同时也代表无符号数溢出; 若无则 CF=0, 代表无符号数无溢出.

AF:辅助进位/借位标志. 用于指示低 4 位二进制是否有向高位进位或借位, 若有则 AF=1,否则 AF=0; 主要用于 BCD 修正运算.

在调试程序 DEBUG 中各标志位的显示方式(TF 在 DEBUG 中不提供符号)

CF 进位/借位 标志 NC (No) CarrY PF 奇偶校验标志 PE PO Even / Odd 辅助进位/借位 标志 (No) Aux. Carry ΑF ACNA ZF 零 标志 ZR ΝZ ZeRo / Non-Zero SF 符号 标志 NG PL NeGative / PLus 中断允许 标志 IF ΕI DI Enable/Disable DowN / UP DF 方向 标志 DN UP 溢出 标志 OF OV NV Non-OVerflow

标志位 / 标志名 / 表示 1/表示 0/备注

四、 8086 中具有特殊功能的寄存器

寄存器名	特殊用途	隐含性质
AX,AL	在 I/O 指令中作数据寄存器 在乘法指令中存放被乘数或乘积,在除法指令中存放被除数或商	不能隐含
АН	在 LAHF 和 SAHF 指令中分别作目的和源操作数寄存器	隐含
AL	在 XLAT 查表指令中作变址寄存器	隐含
ВХ	在间接寻址中作基址寄存器 在 XLAT 查表指令中作基址寄存器	不能隐含隐含
СХ	在循环指令和串操作指令中作计数器	隐含
CL	在移位指令中作移位次数寄存器	不能隐含
DX	在字乘法/除法指令中存放乘积高位/被除数高位或余数 在 I/O 指令中作间接寻址寄存器	隐含 不能隐含
SI	在间接寻址中作变址寄存器 在串操作指令中作为源变址寄存器	不能隐含隐含
DI	在间接寻址中作变址寄存器 在串操作指令中作为目的变址寄存器	不能隐含
ВР	在间接寻址中作基址指针	不能隐含
SP	在堆栈操作中作堆栈指针	隐含

注:隐含与不能隐含的意思是指该寄存器名是否需要在指令操作数中明确写出.

比如 CL, 虽然在移位指令中作移位次数的寄存器只有 CL, 但还是得在指令操作数中写出来~

五、 8086 指令集完全手册(来自 emu8086)

8086 instructions Complete 8086 instruction set

Quick reference:

	CMPSB				MOV		
AAA	CMPSW	JAE	JNBE	JP0	MOVSB	RCR	SCASB
AAD	CWD	JB	JNC	JS	MOVSW	REP	SCASW
AAM	DAA	JBE	JNE	JZ	MUL	REPE	SHL
AAS	DAS	JC	JNG	LAHF	NEG	REPNE	SHR
ADC	DEC	JCXZ	JNGE	LDS	NOP	REPNZ	STC
ADD	DIV	JЕ	JNL	LEA	NOT	REPZ	STD
AND	HLT	JG	JNLE	LES	OR	RET	STI
CALL	IDIV	JGE	JN0	LODSB	OUT	RETF	ST0SB
CBW	IMUL	JL	JNP	LODSW	POP	ROL	STOSW
CLC	IN	JLE	JNS	LOOP	POPA	ROR	SUB
CLD	INC	JMP	JNZ	LOOPE	POPF	SAHF	TEST
CLI	INT	JNA	Ј0	LOOPNE	PUSH	SAL	XCHG
CMC	INTO	JNAE	JP	L00PNZ	PUSHA	SAR	XLATB
CMP	IRET	JNB	JPE	L00PZ	PUSHF	SBB	XOR
	JA				RCL		

Operand types:

REG: AX, BX, CX, DX, AH, AL, BL, BH, CH, CL, DH, DL, DI, SI, BP, SP.

SREG: DS, ES, SS, and only as second operand: CS.

memory: [BX], [BX+SI+7], variable, etc...(see Memory Access).

immediate: 5, -24, 3Fh, 10001101b, etc...

Notes:

• When two operands are required for an instruction they are separated by comma. For example:

REG, memory

• When there are two operands, both operands must have the same size (except shift and rotate instructions). For example:

AL, DL DX, AX m1 DB? AL, m1 m2 DW? AX, m2

• Some instructions allow several operand combinations. For example:

memory, immediate REG, immediate

memory, REG REG, SREG

• Some examples contain macros, so it is advisable to use **Shift + F8** hot key to *Step Over* (to make macro code execute at maximum speed set **step delay** to zero), otherwise emulator will step through each instruction of a macro. Here is an example that uses PRINTN macro: include 'emu8086.inc' ORG 100h MOV AL, 1 MOV BL, 2 PRINTN 'Hello World!'; macro. MOV CL, 3 PRINTN 'Welcome!'; macro. RET

These marks are used to show the state of the flags:

- 1 instruction sets this flag to 1.
- **0** instruction sets this flag to **0**.
- **r** flag value depends on result of the instruction.
- ? flag value is undefined (maybe 1 or 0).

Some instructions generate exactly the same machine code, so disassembler may have a problem decoding to your original code. This is especially important for Conditional Jump instructions (see "Program Flow Control" in Tutorials for more information).

Instructions in alphabetical order:

Instructi	Operands	Description
AAA	No operands	ASCII Adjust after Addition. Corrects result in AH and AL after addition when working with BCD values. It works according to the following Algorithm: if low nibble of AL > 9 or AF = 1 then: • AL = AL + 6 • AH = AH + 1 • AF = 1
		\bullet CF = 1

		else
		• AF = 0 • CF = 0
		in both cases: clear the high nibble of AL.
		Example: MOV AX, 15; AH = 00, AL = 0Fh AAA; AH = 01, AL = 05 RET C Z S 0 P A r ? ? ? ? r
		ASCII Adjust before Division. Prepares two BCD values for division.
		Algorithm:
AAD	No operands	• AL = (AH * 10) + AL • AH = 0
		Example: MOV AX, 0105h; AH = 01, AL = 05 AAD; AH = 00, AL = 0Fh (15) RET C Z S 0 P A ? r r ? r ?
		ASCII Adjust after Multiplication. Corrects the result of multiplication of two BCD values.
		Algorithm:
AAM	No operands	AH = AL / 10AL = remainder
		Example: MOV AL, 15; AL = 0Fh AAM; AH = 01, AL = 05 RET C Z S O P A ? r r ? r ?
		ASCII Adjust after Subtraction. Corrects result in AH and AL after subtraction when working with BCD values.
		Algorithm:
		if low nibble of $AL > 9$ or $AF = 1$ then:
		 AL = AL - 6 AH = AH - 1 AF = 1 CF = 1
AAS	No operands	else
		• AF = 0 • CF = 0
		in both cases: clear the high nibble of AL.
		Example: MOV AX, 02FFh; AH = 02, AL = 0FFh AAS; AH = 01, AL = 09 RET C Z S 0 P A r ? ? ? ? r

ADC	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Add with Carry. Algorithm: operand1 = operand1 + operand2 + CF Example:STC; set CF = 1 MOV AL, 5; AL = 5 ADC AL, 1; AL = 7 RET CZSOPA rrrrrrr
ADD	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Add. Algorithm: operand1 = operand1 + operand2 Example: MOV AL, 5; AL = 5 ADD AL, -3; AL = 2 RET C Z S O P A r r r r r r
AND	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Logical AND between all bits of two operands. Result is stored in operand1. These rules apply: $ \begin{array}{c} 1 \text{ AND 1} = 1 \\ 1 \text{ AND 0} = 0 \\ 0 \text{ AND 1} = 0 \\ 0 \text{ AND 0} = 0 \\ \end{array} $ Example: MOV AL, 'a'; AL = 01100001b AND AL, 11011111b; AL = 01000001b ('A') RET $ \begin{array}{c c} C & Z & S & P \\ \hline 0 & r & r & 0 \end{array} $
CALL	procedure name label 4-byte address	Transfers control to procedure, return address is (IP) is pushed to stack. 4-byte address may be entered in this form: 1234h:5678h, first value is a segment second value is an offset (this is a far call, so CS is also pushed to stack). Example: ORG 100h; for COM file. CALL p1 ADD AX, 1 RET; return to OS. p1 PROC; procedure declaration. MOV AX, 1234h RET; return to caller. p1 ENDP C Z S O P A unchanged
CBW	No operands	Convert byte into word. Algorithm: if high bit of AL = 1 then: • AH = 255 (OFFh) else

		• AH = 0
		Example: MOV AX, 0; AH = 0, AL = 0 MOV AL, -5; AX = 000FBh (251) CBW; AX = 0FFFBh (-5) RET $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
CLC	No operands	Clear Carry flag. Algorithm: CF = 0 C 0
		Clear Direction flag. SI and DI will be incremented by chain instructions: CMPSB, CMPSW, LODSB, LODSW, MOVSB, MOVSW, STOSB, STOSW. Algorithm:
CLD	No operands	DF = 0 D 0
CLI	No operands	Clear Interrupt enable flag. This disables hardware interrupts. Algorithm: $\mathbf{IF} = 0$ \mathbf{I} 0
CMC	No operands	Complement Carry flag. Inverts value of CF. Algorithm: if CF = 1 then CF = 0 if CF = 0 then CF = 1
СМР	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Compare. Algorithm: operand1 - operand2 result is not stored anywhere, flags are set (OF, SF, ZF, AF, PF, CF) according to result. Example: MOV AL, 5 MOV BL, 5 CMP AL, BL; AL = 5, ZF = 1 (so equal!) RET C Z S O P A

		$\begin{bmatrix} \mathbf{r} & \mathbf{r} & \mathbf{r} & \mathbf{r} & \mathbf{r} \end{bmatrix}$
		Compare bytes: ES:[DI] from DS:[SI].
		Algorithm:
		 DS:[SI] - ES:[DI] set flags according to result: OF, SF, ZF, AF, PF, CF if DF = 0 then SI = SI + 1 DI = DI + 1
CMPSB	No operands	else
		• SI = SI - 1 • DI = DI - 1
		Example: open cmpsb.asm from c:\emu8086\examples
		Compare words: ES:[DI] from DS:[SI].
		Algorithm:
		 DS:[SI] - ES:[DI] set flags according to result: OF, SF, ZF, AF, PF, CF if DF = 0 then SI = SI + 2 DI = DI + 2
CMPSW	No operands	else
		$ \bullet SI = SI - 2 $ $ \bullet DI = DI - 2 $
		example: open cmpsw.asm from c:\emu8086\examples
		Convert Word to Double word.
		Algorithm:
		if high bit of $AX = 1$ then:
CWD	No operands	• DX = 65535 (0FFFFh)
		else
		$\bullet DX = 0$

		CZSOPA unchanged
DAA	No operands	Decimal adjust After Addition. Corrects the result of addition of two packed BCD values. Algorithm: if low nibble of AL > 9 or AF = 1 then: • AL = AL + 6 • AF = 1 if AL > 9Fh or CF = 1 then: • AL = AL + 60h • CF = 1 Example: MOV AL, 0Fh; AL = 0Fh (15) DAA; AL = 15h RET C Z S O P A r r r r r r
DAS	No operands	Decimal adjust After Subtraction. Corrects the result of subtraction of two packed BCD values. Algorithm: if low nibble of AL > 9 or AF = 1 then: • AL = AL - 6 • AF = 1 if AL > 9Fh or CF = 1 then: • AL = AL - 60h • CF = 1 Example: MOV AL, 0FFh; AL = 0FFh (-1) DAS; AL = 99h, CF = 1 RET C Z S O P A r r r r r r
DEC	REG memory	Decrement. Algorithm: operand = operand - 1 Example: MOV AL, 255; AL = 0FFh (255 or -1) DEC AL; AL = 0FEh (254 or -2) RET Z S O P A r r r r r CF - unchanged!
DIV	REG memory	Unsigned divide. Algorithm: when operand is a byte: $AL = AX / operand$

HLT	No operands	AH = remainder (modulus) when operand is a word: AX = (DX AX) / operand DX = remainder (modulus) Example: MOV AX, 203; AX = 00CBh MOV BL, 4 DIV BL; AL = 50 (32h), AH = 3 RET C Z S 0 P A ? ? ? ? ? ? Halt the System. Example: MOV AX, 5 HLT C Z S 0 P A unchanged
IDIV	REG	Signed divide. Algorithm: when operand is a byte: AL = AX / operand AH = remainder (modulus) when operand is a word: AX = (DX AX) / operand DX = remainder (modulus) Example: MOV AX, -203; AX = 0FF35h MOV BL, 4 IDIV BL; AL = -50 (0CEh), AH = -3 (0FDh) RET C Z S 0 P A ? ? ? ? ? ?
IMUL	REG memory	Signed multiply. Algorithm: when operand is a byte: AX = AL * operand. when operand is a word: (DX AX) = AX * operand. Example: MOV AL, -2 MOV BL, -4 IMUL BL; AX = 8 RET C Z S O P A r ? ? r ?? CF=OF=0 when result fits into operand of IMUL.
IN	AL, im.byte AL, DX AX, im.byte AX, DX	Input from port into AL or AX. Second operand is a port number. If required to access port number over 255 - DXregister should be used. Example:IN AX, 4; get status of traffic lights. IN AL, 7; get status of stepper-motor. CZSOPA unchanged
INC	REG memory	Increment. Algorithm: operand = operand + 1 Example: MOV AL, 4 INC AL; AL = 5 RET Z S O P A r r r r r

		CF - unchanged!
		Interrupt numbered by immediate byte (0255).
		Algorithm:
		Push to stack:
		flags registerCS
INT	immodiata hyuta	• IP
INT	immediate byte	 IF = 0 Transfer control to interrupt procedure
		Example: MOV AH, 0Eh; teletype. MOV AL, 'A' INT 10h; BIOS interrupt. RET
		unchanged 0
		Interrupt 4 if Overflow flag is 1.
		Algorithm:
INTO	No operands	if OF = 1 then INT 4
		Example:; -5 - 127 = -132 (not in -128127); the result of SUB is wrong (124), ; so OF = 1 is set: MOV AL, -5 SUB AL, 127; AL = 7Ch (124) INTO; process error. RET
		Interrupt Return.
		Algorithm:
		Pop from stack:
IRET	No operands	IPCS
		• flags register
		CZSOPA popped
		popped
		Short Jump if first operand is Above second operand (as set by CMP instruction). Unsigned.
		Algorithm:
JA	label	if (CF = 0) and (ZF = 0) then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 250 CMP AL, 5 JA label1 PRINT 'AL is not above 5' JMP exit label1: PRINT 'AL is above 5' exit: RET CZSOPA
		unchanged
		Short Jump if first operand is Above or Equal to second operand (as set by CMP instruction). Unsigned.
TAF	1.1.1	Algorithm:
JAE	label	if CF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 5 CMP AL, 5 JAE label1 PRINT 'AL is not above or equal to 5' JMP exit label1: PRINT 'AL is above or equal to 5' exit: RET $C \ Z \ S \ 0 \ P \ A$

		unchanged
ЈВ	label	Short Jump if first operand is Below second operand (as set by CMP instruction). Unsigned. Algorithm: if CF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 1 CMP AL, 5 JB label1 PRINT 'AL is not below 5' JMP exit label1: PRINT 'AL is below 5' exit: RET C Z S 0 P A unchanged
JBE	label	Short Jump if first operand is Below or Equal to second operand (as set by CMP instruction). Unsigned. Algorithm: if CF = 1 or ZF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 5 CMP AL, 5 JBE label1 PRINT 'AL is not below or equal to 5' JMP exit label1: PRINT 'AL is below or equal to 5' exit: RET C Z S O P A unchanged
JC	label	Short Jump if Carry flag is set to 1. Algorithm: if CF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 255 ADD AL, 1 JC label1 PRINT 'no carry.' JMP exit label1: PRINT 'has carry.' exit: RET C Z S O P A unchanged
JCXZ	label	Short Jump if CX register is 0. Algorithm: if CX = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV CX, 0 JCXZ label1 PRINT 'CX is not zero.' JMP exit label1: PRINT 'CX is zero.' exit: RET C Z S O P A unchanged
JE	label	Short Jump if first operand is Equal to second operand (as set by CMP instruction). Signed/Unsigned. Algorithm: if ZF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 5 CMP AL, 5 JE label1 PRINT 'AL is not equal to 5.' JMP exit label1: PRINT 'AL is equal to 5.' exit: RET C Z S O P A unchanged
JG	label	Short Jump if first operand is Greater then second operand (as set by CMP instruction). Signed.

		Algorithm: if $(ZF = 0)$ and $(SF = 0F)$ then jump
		Example: include 'emu8086.inc' ORG 100h MOV AL, 5 CMP AL, -5 JG label1 PRINT 'AL is not greater -5.' JMP exit label1: PRINT 'AL is greater -5.' exit: RET C Z S O P A unchanged
		Short Jump if first operand is Greater or Equal to second operand (as set by CMP instruction). Signed.
JGE	label	Algorithm: if SF = OF then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, -5 JGE label1 PRINT 'AL < -5' JMP exit label1: PRINT 'AL >= -5' exit: RET
		unchanged unchanged
		Short Jump if first operand is Less then second operand (as set by CMP instruction). Signed.
JL	label	Algorithm: if SF $<>$ 0F then jump Example: include 'emu8086.inc' ORG 100h MOV AL, -2 CMP AL, 5 JL label1 PRINT 'AL $>=$ 5.' JMP exit label1: PRINT 'AL $<$ 5.' exit: RET $\begin{array}{ c c c c c c c c c c c c c c c c c c c$
		Short Jump if first operand is Less or Equal to second operand (as set by CMP instruction). Signed.
JLE	label	Algorithm: if SF $<>$ 0F or ZF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, -2 CMP AL, 5 JLE label1 PRINT 'AL $>$ 5.' JMP exit label1: PRINT 'AL $<=$ 5.' exit: RET $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
		Unconditional Jump. Transfers control to another part of the program. <i>4-byte address</i> may be entered in this form: 1234h:5678h, first value is a segment second value is an offset.
JMP	label 4-byte address	Algorithm: always jump Example: include 'emu8086.inc' ORG 100h MOV AL, 5 JMP label1; jump over 2 lines! PRINT 'Not Jumped!' MOV AL, 0 label1: PRINT 'Got Here!' RET CZSOPA unchanged
JNA	label	Short Jump if first operand is Not Above second operand (as set by CMP instruction). Unsigned.

		Algorithm: if $CF = 1$ or $ZF = 1$ then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 5 JNA label1 PRINT 'AL is above 5.' JMP exit label1: PRINT 'AL is not above 5.' exit: RET $C \ Z \ S \ O \ P \ A $ unchanged
JNAE	label	Short Jump if first operand is Not Above and Not Equal to second operand (as set by CMP instruction). Unsigned. Algorithm: if CF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 5 JNAE label1 PRINT 'AL >= 5.' JMP exit label1: PRINT 'AL < 5.' exit: RET
JNB	label	Short Jump if first operand is Not Below second operand (as set by CMP instruction). Unsigned. Algorithm: if CF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 7 CMP AL, 5 JNB label1 PRINT 'AL < 5.' JMP exit label1: PRINT 'AL >= 5.' exit: RET $ C \ Z \ S \ 0 \ P \ A $ unchanged
JNBE	label	Short Jump if first operand is Not Below and Not Equal to second operand (as set by CMP instruction). Unsigned. Algorithm: if (CF = 0) and (ZF = 0) then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 7 CMP AL, 5 JNBE label1 PRINT 'AL <= 5.' JMP exit label1: PRINT 'AL > 5.' exit: RET
JNC	label	Short Jump if Carry flag is set to 0. Algorithm: if CF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 ADD AL, 3 JNC label1 PRINT 'has carry.' JMP exit label1: PRINT 'no carry.' exit: RET C Z S 0 P A unchanged
JNE	label	Short Jump if first operand is Not Equal to second operand (as set by CMP instruction). Signed/Unsigned. Algorithm: if ZF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 3 JNE label1 PRINT 'AL = 3.' JMP exit label1: PRINT 'Al <> 3.' exit: RET

		C Z S O P A unchanged
JNG	label	Short Jump if first operand is Not Greater then second operand (as set by CMP instruction). Signed. Algorithm: if (ZF = 1) and (SF $<>$ OF) then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 3 JNG label1 PRINT 'AL $>$ 3.' JMP exit label1: PRINT 'Al $<=$ 3.' exit: RET C Z S O P A unchanged
JNGE	label	Short Jump if first operand is Not Greater and Not Equal to second operand (as set by CMP instruction). Signed. Algorithm: if SF <> 0F then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 3 JNGE label1 PRINT 'AL >= 3.' JMP exit label1: PRINT 'Al < 3.' exit: RET C Z S 0 P A unchanged
JNL	label	Short Jump if first operand is Not Less then second operand (as set by CMP instruction). Signed. Algorithm: if SF = 0F then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, -3 JNL label1 PRINT 'AL < -3.' JMP exit label1: PRINT 'Al >= -3.' exit: RET $C \mid Z \mid S \mid O \mid P \mid A$ unchanged
JNLE	label	Short Jump if first operand is Not Less and Not Equal to second operand (as set by CMP instruction). Signed. Algorithm: if (SF = 0F) and (ZF = 0) then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, -3 JNLE label1 PRINT 'AL <= -3.' JMP exit label1: PRINT 'Al > -3.' exit: RET
JNO	label	Short Jump if Not Overflow. Algorithm: if OF = 0 then jump Example:; -5 - 2 = -7 (inside -128127); the result of SUB is correct,; so OF = 0: include 'emu8086.inc' ORG 100h MOV AL, -5 SUB AL, 2; AL = 0F9h (-7) JNO label1 PRINT 'overflow!' JMP exit label1: PRINT 'no overflow.' exit: RET C Z S O P A unchanged

JNP	label	Short Jump if No Parity (odd). Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if PF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 00000111b; AL = 7 OR AL, 0; just set flags. JNP label1 PRINT 'parity even.' JMP exit label1: PRINT 'parity odd.' exit: RET C Z S O P A unchanged
JNS	label	Short Jump if Not Signed (if positive). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if SF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 00000111b; AL = 7 OR AL, 0; just set flags. JNS label1 PRINT 'signed.' JMP exit label1: PRINT 'not signed.' exit: RET C Z S 0 P A unchanged
JNZ	label	Short Jump if Not Zero (not equal). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if ZF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 00000111b; AL = 7 OR AL, 0; just set flags. JNZ label1 PRINT 'zero.' JMP exit label1: PRINT 'not zero.' exit: RET C Z S O P A unchanged
JO	label	Short Jump if Overflow. Algorithm: if $0F = 1$ then jump Example:; -5 - 127 = -132 (not in -128127); the result of SUB is wrong (124), ; so $0F = 1$ is set: include 'emu8086.inc' org 100h MOV AL, -5 SUB AL, 127; AL = 7Ch (124) JO label1 PRINT 'no overflow.' JMP exit label1: PRINT 'overflow!' exit: RET $ C \mid Z \mid S \mid 0 \mid P \mid A \text{unchanged} $
JP	label	Short Jump if Parity (even). Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if PF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 00000101b; AL = 5 OR AL, 0; just set flags. JP label1 PRINT 'parity odd.' JMP exit label1: PRINT 'parity even.' exit: RET $C \mid Z \mid S \mid O \mid P \mid A$ unchanged
JPE	label	Short Jump if Parity Even. Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions.

		Algorithm:
		if PF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 00000101b; AL = 5 OR AL, 0; just set flags. JPE label1 PRINT 'parity odd.' JMP exit label1: PRINT 'parity even.' exit: RET CZSOPA unchanged
JPO	label	Short Jump if Parity Odd. Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if PF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 00000111b; AL = 7 OR AL, 0; just set flags. JPO label1 PRINT 'parity even.' JMP exit label1: PRINT 'parity odd.' exit: RET C Z S 0 P A unchanged
JS	label	Short Jump if Signed (if negative). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if SF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 100000000b; AL = -128 OR AL, 0; just set flags. JS label1 PRINT 'not signed.' JMP exit label1: PRINT 'signed.' exit: RET C Z S O P A unchanged
JZ	label	Short Jump if Zero (equal). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if ZF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 5 CMP AL, 5 JZ label1 PRINT 'AL is not equal to 5.' JMP exit label1: PRINT 'AL is equal to 5.' exit: RET C Z S O P A unchanged
LAHF	No operands	Load AH from 8 low bits of Flags register. Algorithm: AH = flags register AH bit: 7 6 5 4 3 2 1 0 [SF] [ZF] [0] [AF] [0] [PF] [1] [CF]bits 1, 3, 5 are reserved. C Z S 0 P A unchanged
LDS	REG, memory	Load memory double word into word register and DS. Algorithm: • REG = first word • DS = second word

		Example: ORG 100h LDS AX, m RET m DW 1234h DW 5678h END AX is set to 1234h, DS is set to 5678h.
		CZSOPA unchanged
		Load Effective Address.
		Algorithm:
		• REG = address of memory (offset)
LEA	REG, memory	Example: MOV BX, 35h MOV DI, 12h LEA SI, [BX+DI]; SI = 35h + 12h = 47h Note: The integrated 8086 assembler automatically replaces LEA with a more efficient MOVwhere possible. For example: org 100h LEA AX, m; AX = offset of m RET m dw1234h END
		CZSOPA unchanged
		Load memory double word into word register and ES.
		<pre>Algorithm: • REG = first word • ES = second word</pre>
LES	REG, memory	Example: ORG 100h LES AX, m RET m DW 1234h DW 5678h END AX is set to 1234h, ES is set to 5678h. C Z S 0 P A unchanged
		Load byte at DS:[SI] into AL. Update SI.
		Algorithm: • AL = DS:[SI] • if DF = 0 then • SI = SI + 1
LODSB	No operands	else
		• SI = SI - 1 Example: ORG 100h LEA SI, a1 MOV CX, 5 MOV AH, 0Eh m: LODSB INT 10h LOOP m RET a1 DB 'H', 'e', 'l', 'l', 'o' C Z S O P A unchanged
		Load word at DS:[SI] into AX. Update SI.
LODSW	No operands	Algorithm: • AX = DS:[SI]
		• if DF = 0 then

		• SI = SI + 2
		else
		\bullet SI = SI - 2
		Example: ORG 100h LEA SI, a1 MOV CX, 5 REP LODSW; finally there will be 555h in AX. RET a1 dw 111h, 222h, 333h, 444h, 555h
		unchanged
		Decrease CX, jump to label if CX not zero.
		Algorithm:
		• CX = CX - 1 • if CX <> 0 then • jump
LOOP	label	else
2001		• no jump, continue
		Example: include 'emu8086.inc' ORG 100h MOV CX, 5 label1: PRINTN 'loop!' LOOP label1 RET C Z S 0 P A unchanged
		Decrease CX, jump to label if CX not zero and Equal (ZF = 1).
		Algorithm:
		• CX = CX - 1 • if (CX <> 0) and (ZF = 1) then • jump
		else
LOOPE	label	• no jump, continue
		Example:; Loop until result fits into AL alone, ; or 5 times. The result will be over 255; on third loop (100+100+100), ; so loop will exit. include 'emu8086.inc' ORG 100h MOV AX, 0 MOV CX, 5 label1: PUTC '*' ADD AX, 100 CMP AH, 0 LOOPE label1 RET
		unchanged
		Decrease CX, jump to label if CX not zero and Not Equal (ZF = 0).
		Algorithm:
LOOPNE		• CX = CX - 1 • if (CX <> 0) and (ZF = 0) then • jump
	label	else
		• no jump, continue
		Example:; Loop until '7' is found, ; or 5 times. include 'emu8086.inc' ORG 100h MOV SI, 0 MOV CX, 5 label1: PUTC '*' MOV AL, v1[SI] INC SI; next byte (SI=SI+1). CMP AL, 7 LOOPNE label1 RET v1 db 9, 8, 7, 6, 5
		unchanged

LOOPNZ	label	Decrease CX, jump to label if CX not zero and ZF = 0. Algorithm: • CX = CX - 1 • if (CX <> 0) and (ZF = 0) then • jump else • no jump, continue Example:; Loop until '7' is found, ; or 5 times. include 'emu8086.inc' ORG 100h MOV SI, 0 MOV CX, 5 label1: PUTC '*' MOV AL, v1[SI] INC SI; next byte (SI=SI+1). CMP AL, 7 LOOPNZ label1 RET v1 db 9, 8, 7, 6, 5 C Z S O P A unchanged
LOOPZ	label	Decrease CX, jump to label if CX not zero and ZF = 1. Algorithm: • CX = CX - 1 • if (CX <> 0) and (ZF = 1) then • jump else • no jump, continue Example:; Loop until result fits into AL alone, ; or 5 times. The result will be over 255; on third loop (100+100+100), ; so loop will exit. include 'emu8086.inc' ORG 100h MOV AX, 0 MOV CX, 5 label1: PUTC '*' ADD AX, 100 CMP AH, 0 LOOPZ label1 RET C Z S O P A unchanged
MOV	REG, memory memory, REG REG, REG memory, immediate REG, immediate SREG, memory memory, SREG REG, SREG SREG, REG	Copy operand2 to operand1. The MOV instruction cannot: • set the value of the CS and IP registers. • copy value of one segment register to another segment register (should copy to general register first). • copy immediate value to segment register (should copy to general register first). Algorithm: operand1 = operand2 Example: ORG 100h MOV AX, OB800h; set AX = B800h (VGA memory). MOV DS, AX; copy value of AX to DS. MOV CL, 'A'; CL = 41h (ASCII code). MOV CH, 010111111b; CL = color attribute. MOV BX, 15Eh; BX = position on screen. MOV [BX], CX; w.[0B800h:015Eh] = CX. RET; returns to operating system. C Z S 0 P A unchanged
MOVSB	No operands	Copy byte at DS:[SI] to ES:[DI]. Update SI and DI. Algorithm:

		• ES:[DI] = DS:[SI] • if DF = 0 then • SI = SI + 1 • DI = DI + 1 else • SI = SI - 1 • DI = DI - 1 Example: ORG 100h CLD LEA SI, al LEA DI, a2 MOV CX, 5 REP MOVSB RET al DB 1,2,3,4,5 a2 DB 5 DUP(0) C Z S O P A unchanged
MOVSW	No operands	Copy word at DS:[SI] to ES:[DI]. Update SI and DI. Algorithm: • ES:[DI] = DS:[SI] • if DF = 0 then • SI = SI + 2 • DI = DI + 2 else • SI = SI - 2 • DI = DI - 2 Example: ORG 100h CLD LEA SI, al LEA DI, a2 MOV CX, 5 REP MOVSW RET al DW 1,2,3,4,5 a2 DW 5 DUP(0) C Z S O P A unchanged
MUL	REG memory	Unsigned multiply. Algorithm: when operand is a byte: AX = AL * operand. when operand is a word: (DX AX) = AX * operand. Example: MOV AL, 200; AL = 0C8h MOV BL, 4 MUL BL; AX = 0320h (800) RET C Z S 0 P A r ? ? r ? ? CF=OF=0 when high section of the result is zero.
NEG	REG memory	Negate. Makes operand negative (two's complement). Algorithm: • Invert all bits of the operand • Add 1 to inverted operand Example: MOV AL, 5; AL = 05h NEG AL; AL = 0FBh (-5) NEG AL; AL = 05h (5) RET C Z S O P A r r r r r r
NOP	No operands	No Operation. Algorithm:

		• Do nothing
		Example:; do nothing, 3 times: NOP NOP NOP RET C Z S O P A unchanged
NOT	REG memory	<pre>Invert each bit of the operand. Algorithm: if bit is 1 turn it to 0. if bit is 0 turn it to 1. Example: MOV AL, 00011011b NOT AL; AL = 11100100b RET C Z S 0 P A unchanged</pre>
OR	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Logical OR between all bits of two operands. Result is stored in first operand. These rules apply: $ \begin{array}{c} 1 \text{ OR } 1 = 1 \\ 1 \text{ OR } 0 = 1 \\ 0 \text{ OR } 1 = 1 \\ 0 \text{ OR } 0 = 0 \\ \hline \\ \text{Example:MOV AL, 'A'; AL} = 010000001b \text{ OR AL, } 001000000b \text{ ; AL} = 01100001b \text{ ('a') RET} \\ \hline \\ \text{C Z S O P A} \\ \hline \text{O r r O r ?} \end{array} $
OUT	im.byte, AL im.byte, AX DX, AL DX, AX	Output from AL or AX to port. First operand is a port number. If required to access port number over 255 - DXregister should be used. Example: MOV AX, OFFFh; Turn on all OUT 4, AX; traffic lights. MOV AL, 100b; Turn on the third OUT 7, AL; magnet of the stepper-motor. C Z S O P A unchanged
POP	REG SREG memory	Get 16 bit value from the stack. Algorithm: • operand = SS:[SP] (top of the stack) • SP = SP + 2 Example: MOV AX, 1234h PUSH AX POP DX; DX = 1234h RET C Z S O P A unchanged
POPA	No operands	Pop all general purpose registers DI, SI, BP, SP, BX, DX, CX, AX from the stack. SP value is ignored, it is Popped but not set to SP register). Note: this instruction works only on 80186 CPU and later! Algorithm:

		 POP DI POP SI POP BP POP XX (SP value ignored) POP BX POP DX POP CX POP AX C Z S O P A unchanged
POPF	No operands	Get flags register from the stack. Algorithm: • flags = SS:[SP] (top of the stack) • SP = SP + 2 C Z S 0 P A popped
PUSH	REG SREG memory immediate	Store 16 bit value in the stack. Note: PUSH immediate works only on 80186 CPU and later! Algorithm: • SP = SP - 2 • SS: [SP] (top of the stack) = operand Example: MOV AX, 1234h PUSH AX POP DX; DX = 1234h RET C Z S O P A unchanged
PUSHA	No operands	Push all general purpose registers AX, CX, DX, BX, SP, BP, SI, DI in the stack. Original value of SP register (before PUSHA) is used. Note: this instruction works only on 80186 CPU and later! Algorithm: PUSH AX PUSH CX PUSH DX PUSH BX PUSH BP PUSH SI PUSH BP PUSH SI PUSH DI CZSOPA
PUSHF	No operands	Store flags register in the stack. Algorithm: • SP = SP - 2

		• SS:[SP] (top of the stack) = flags
		CZSOPA unchanged
RCL	memory, immediate REG, immediate memory, CL REG, CL	Rotate operand1 left through Carry Flag. The number of rotates is set by operand2. When immediate is greater then 1, assembler generates several RCL xx, 1 instructions because 8086 has machine code only for this instruction (the same principle works for all other shift/rotate instructions). Algorithm: shift all bits left, the bit that goes off is set to CF and previous value of CF is inserted to the right-most position. Example: STC; set carry (CF=1). MOV AL, 1Ch; AL = 00011100b RCL AL, 1; AL = 00111001b, CF=0. RET CO rr OF=0 if first operand keeps original sign.
RCR	memory, immediate REG, immediate memory, CL REG, CL	Rotate operand1 right through Carry Flag. The number of rotates is set by operand2. Algorithm: shift all bits right, the bit that goes off is set to CF and previous value of CF is inserted to the left-most position. Example: STC; set carry (CF=1). MOV AL, 1Ch; AL = 00011100b RCR AL, 1; AL = 10001110b, CF=0. RET CO rr OF=0 if first operand keeps original sign.
REP	chain instruction	Repeat following MOVSB, MOVSW, LODSB, LODSW, STOSB, STOSW instructions CX times. Algorithm: check_cx: if CX <> 0 then • do following chain instruction • CX = CX - 1 • go back to check_cx else • exit from REP cycle Z r
REPE	chain instruction	Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 1 (result is Equal), maximum CX times. Algorithm:

		 do following <u>chain instruction</u> CX = CX - 1 if ZF = 1 then: go back to check_cx else exit from REPE cycle else exit from REPE cycle example: open cmpsb. asm from c:\emu8086\examples
REPNE	chain instruction	Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 0 (result is Not Equal), maximum CX times. Algorithm: check_cx: if CX <> 0 then • do following chain instruction • CX = CX - 1 • if ZF = 0 then: • go back to check_cx else • exit from REPNE cycle else • exit from REPNE cycle
REPNZ	chain instruction	Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 0 (result is Not Zero), maximum CX times. Algorithm: check_cx: if CX <> 0 then • do following chain instruction • CX = CX - 1 • if ZF = 0 then: • go back to check_cx else • exit from REPNZ cycle else

maximum CX times. Algorithm: check_cx: if CX <> 0 then • do following chain instruction • CX = CX - 1 • if ZF = 1 then: • go back to check_cx			• exit from REPNZ cycle
maximum CX times. Algorithm: check_cx: if CX <> 0 then • do following chain instruction • CX = CX - 1 • if ZF = 1 then: • go back to check_cx			
else • exit from REPZ cycle else • exit from REPZ cycle Z r	REPZ	chain instruction	Algorithm: check_cx: if CX <> 0 then • do following chain instruction • CX = CX - 1 • if ZF = 1 then: • go back to check_cx else • exit from REPZ cycle else • exit from REPZ cycle
Return from near procedure. Algorithm: Pop from stack: IP if immediate operand is present: SP = SP + operand Example: ORG 100h; for COM file. CALL p1 ADD AX, 1 RET; return to OS. p1 PROC; procedure declaration. MOV AX, 1234h RET; return to caller. p1 ENDP CZSOPA unchanged	RET		 Algorithm: Pop from stack: IP if <u>immediate</u> operand is present: SP = SP + operand Example: ORG 100h; for COM file. CALL p1 ADD AX, 1 RET; return to OS. p1 PROC; procedure declaration. MOV AX, 1234h RET; return to caller. p1 ENDP CZSOPA
Return from Far procedure. Algorithm: Pop from stack: IP	RETF	No operands or even immediate	Algorithm:
RETF No operands or even immediate • CS • if immediate operand is present: SP = SP + operand C Z S 0 P A		memory, immediate REG, immediate	Rotate operand1 left. The number of rotates is set by operand2. Algorithm:
RETF No operands or even immediate • CS • if immediate operand is present: SP = SP + operand CZSOPA unchanged memory, immediate Rotate operand1 left. The number of rotates is set by operand2.	ROL		

	REG, CL	to the right-most position. Example: MOV AL, 1Ch; AL = 00011100b ROL AL, 1; AL = 00111000b, CF=0. RET C 0 r r OF=0 if first operand keeps original sign.
ROR	memory, immediate REG, immediate memory, CL REG, CL	Rotate operand1 right. The number of rotates is set by operand2. Algorithm: shift all bits right, the bit that goes off is set to CF and the same bit is inserted to the left-most position. Example: MOV AL, 1Ch; AL = 00011100b ROR AL, 1; AL = 00001110b, CF=0. RET CO r r OF=0 if first operand keeps original sign.
SAHF	No operands	Store AH register into low 8 bits of Flags register. Algorithm: flags register = AH AH bit: 7 6 5 4 3 2 1 0 [SF] [ZF] [0] [AF] [0] [PF] [1] [CF]bits 1, 3, 5 are reserved. C Z S O P A r r r r r r
SAL	memory, immediate REG, immediate memory, CL REG, CL	Shift Arithmetic operand1 Left. The number of shifts is set by operand2. Algorithm: • Shift all bits left, the bit that goes off is set to CF. • Zero bit is inserted to the right-most position. Example: MOV AL, 0E0h; AL = 111000000b SAL AL, 1; AL = 110000000b, CF=1. RET CO rr OF=0 if first operand keeps original sign.
SAR	memory, immediate REG, immediate memory, CL REG, CL	 Shift Arithmetic operand1 Right. The number of shifts is set by operand2. Algorithm: Shift all bits right, the bit that goes off is set to CF. The sign bit that is inserted to the left-most position has the same value as before shift. Example: MOV AL, 0E0h; AL = 111000000b SAR AL, 1; AL = 111100000b, CF=0. MOV BL, 4Ch; BL = 01001100b SAR BL, 1; BL = 00100110b, CF=0. RET CO rr OF=0 if first operand keeps original sign.
SBB	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Subtract with Borrow. Algorithm: operand1 = operand1 - operand2 - CF Example: STC MOV AL, 5 SBB AL, 3; AL = 5 - 3 - 1 = 1 RET C Z S O P A

Compare bytes: AL from ES:[DI]. Algorithm: • AL = ES:[DI] • set flows according to result:			
SCASB No operands • AL TS: [DI] • set flags mecording to result:			Compare bytes: AL from ES:[DI].
SCASB No operands **set flags according to result: OF, SF, ZF, AF, PF, CF **of DF = 0 then **of DF = 0 then **of DF = DI =			Algorithm:
Compare words: AX from ES:[DI]. Algorithm: • AX - ES:[DI] • set flags according to result: 0F, SF, ZF, AF, PF, CF • if DF = 0 then • DI = DI - 2 czsoPPA rrrrr Shift operandl Left. The number of shifts is set by operand2. Algorithm: • Shift all bits left, the bit that goes off is set to CF. • Zero bit is inserted to the right-most position. Example: MOV AL, 111000006 SHL AL, 1; AL = 110000006, CF=1. RET C O r OF=0 if first operandl Right. The number of shifts is set by operand2. Algorithm: • Shift operandl Right. The number of shifts is set by operand2. Algorithm: • Shift all bits right, the bit that goes off is set to CF. • Zero bit is inserted to the left-most position.	SCASB	No operands	 set flags according to result: OF, SF, ZF, AF, PF, CF if DF = 0 then DI = DI + 1
SCASW No operands **AX = ES:[D1]** • set flags according to result: OF, SF, ZF, AF, PF, CF • if DF = 0 then • DI = DI + 2 else • DI = DI - 2 **C Z S O P A P P P P P P P P P P P P P P P P P			
SCASW No operands • AX - ES:[DI] • set flags according to result: OF, SF, ZF, AF, PF, CF • if DF = 0 then • DI = DI + 2 else • DI - DI - 2 C Z S O P A r r r r r r r Shift operand1 Left. The number of shifts is set by operand2. Algorithm: • Shift all bits left, the bit that goes off is set to CF. • Zero bit is inserted to the right-most position. Example: MOV AL, 11100000b SHL AL, 1; AL = 11000000b, CF=1. RET C O r OF=0 if first operand Reeps original sign. Shift operand1 Right. The number of shifts is set by operand2. Algorithm: • Shift all bits right, the bit that goes off is set to CF. • Zero bit is inserted to the left-most position.			Compare words: AX from ES:[DI].
Algorithm: - Shift all bits left, the bit that goes off is set to CF Zero bit is inserted to the right-most position. Example: MOV AL, 11100000b SHL AL, 1; AL = 11000000b, CF=1. RET CO r OF=0 if first operand keeps original sign. Shift operand1 Right. The number of shifts is set by operand2. Algorithm: - Shift all bits right, the bit that goes off is set to CF. - Zero bit is inserted to the left-most position.	SCASW	No operands	 AX - ES:[DI] set flags according to result: OF, SF, ZF, AF, PF, CF if DF = 0 then • DI = DI + 2 else • DI = DI - 2
Algorithm: memory, immediate REG, immediate SHR Algorithm: • Shift all bits right, the bit that goes off is set to CF. • Zero bit is inserted to the left-most position.	SHL	REG, immediate memory, CL	Algorithm: • Shift all bits left, the bit that goes off is set to CF. • Zero bit is inserted to the right-most position. Example: MOV AL, 111000000b SHL AL, 1; AL = 110000000b, CF=1. RET CO rr OF=0 if first operand keeps original sign.
REG, CL CO r OF=0 if first operand keeps original sign. STC No operands Set Carry flag.		REG, immediate memory, CL REG, CL	Algorithm: • Shift all bits right, the bit that goes off is set to CF. • Zero bit is inserted to the left-most position. Example: MOV AL, 00000111b SHR AL, 1; AL = 000000011b, CF=1. RET C 0 r r OF=0 if first operand keeps original sign.

		Algorithm:
		CF = 1
		Set Direction flag. SI and DI will be decremented by chain instructions: CMPSB, CMPSW, LODSB, LODSW, MOVSB, MOVSW, STOSB, STOSW.
		Algorithm:
STD	No operands	DF = 1 D 1
		Set Interrupt enable flag. This enables hardware interrupts.
		Algorithm:
STI	No operands	$ \mathbf{IF} = 1 $ $ \boxed{1} $
STOSB	No operands	Store byte in AL into ES:[DI]. Update DI. Algorithm: • ES:[DI] = AL • if DF = 0 then • DI = DI + 1 else • DI = DI - 1 Example: ORG 100h LEA DI, al MOV AL, 12h MOV CX, 5 REP STOSB RET al DB 5 dup(0) C Z S O P A unchanged
STOSW	No operands	Store word in AX into ES:[DI]. Update DI. Algorithm: • ES:[DI] = AX • if DF = 0 then • DI = DI + 2 else • DI = DI - 2 Example: ORG 100h LEA DI, al MOV AX, 1234h MOV CX, 5 REP STOSW RET al DW 5 dup(0) C Z S O P A unchanged

SUB	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Subtract. Algorithm: operand1 = operand2 Example: MOV AL, 5 SUB AL, 1; AL = 4 RET C Z S O P A r r r r r r
TEST	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Logical AND between all bits of two operands for flags only. These flags are effected: ZF, SF, PF. Result is not stored anywhere. These rules apply: 1 AND 1 = 1 1 AND 0 = 0 0 AND 1 = 0 0 AND 0 = 0 Example: MOV AL, 00000101b TEST AL, 1; ZF = 0. TEST AL, 10b; ZF = 1. RET C Z S O P O r r O r
XCHG	REG, memory memory, REG REG, REG	Exchange values of two operands. Algorithm: operand1 <> operand2 Example:MOV AL, 5 MOV AH, 2 XCHG AL, AH; AL = 2, AH = 5 XCHG AL, AH; AL = 5, AH = 2 RET C Z S O P A unchanged
XLATB	No operands	Translate byte from table. Copy value of memory byte at DS:[BX + unsigned AL] to AL register. Algorithm: AL = DS:[BX + unsigned AL] Example: ORG 100h LEA BX, dat MOV AL, 2 XLATB; AL = 33h RET dat DB 11h, 22h, 33h, 44h, 55h C Z S O P A unchanged
XOR	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Logical XOR (Exclusive OR) between all bits of two operands. Result is stored in first operand. These rules apply: $1 \text{ XOR } 1 = 0$ $1 \text{ XOR } 0 = 1$ $0 \text{ XOR } 1 = 1$ $0 \text{ XOR } 0 = 0$

Example: MOV AL, 00000111b XOR AL, 00000010b; AL = 00000101b RET
CZSOPA
$\boxed{0 \mathbf{r} \mathbf{r} 0 \mathbf{r} ?}$