01_Description

ZYNQ-ICU

	PAGE	CONTENTS	MASTER	DATE
	2	Block Diagram	yongquan	16-03-22
l _	3	Power Distribution	yongquan	16-03-22
_	4	Power	yongquan	16-03-22
	5	FPGA Power	yongquan	16-03-22
	6	FPGA DDR3	yongquan	16-03-22
	7	FPGA BOOT&QSPI	yongquan	16-03-22
	8	FPGA ETH&USB PH	Y yongquan	16-03-22
	9	Conenctor	yongquan	16-03-22

REV	DESCRIPTION	DATE	
V1.0	Creat	16/03/22	
V1.1	Modify	16/05/28	
V1.2	Modify		
			С

Change Logs

V1.0
1)Creat
V1.1
1)Modified
V1.2

SMARTGIANT Project Name SE2670


E MARTGIANT Title Custormer Drawn by


Version A Checkd by A Wenbin

Sheet Approved by 1 of 1

Date: Doc Number Monday, February 27, 2017

02-Block Diagram





03-Power Distribution Reset topology Power up sequence +1.0V@3A \longrightarrow +1.8V@2.5A \longrightarrow +1.5V@2.5A \longrightarrow +3.3V@2.5A $\xrightarrow{PG_MODULE}$ UART Power Tree zynq_RST_OUT zynq_RST_OUT_1V8 U15 \rightarrow +1.0v@3A -FPGA TXS0102 USB_PHY TLV62130RGT ETH_PHY PB_RST FPGA PS_SRST# USB PHY NC7WZ07 U16 **EMMC** \rightarrow +1.8V@2.5A JTAG RST. **EMMC** TLV62130RGT DDR3 POWER +5V U17 FPGA \rightarrow +1.5V@2.5A-DDR3 POWER TLV62130RGT

FPGA

USB PHY

ETH PHY

Project

Approv

SMARTGIANT 思林杰科技

Monday, February 27, 2017

EMMC

OSPI

U18

TLV62130RGT

 \rightarrow +3.3V@2.5A

05-FPGA Power

