Microcontrollers 1

Interrupts

Christiaen Slot - c.g.m.slot@saxion.nl Hans Stokkink - j.s.d.stokkink@saxion.nl

Kom verder. Saxion



Kom verder. Saxion.

Content

- What is an interrupt
- How to programme interrupts



Waiting or at the same time?

How to regularly execute a task:

- "wait" inbetween: delay(ms) (cannot do anything else)
- Check yourself regularly: Polling (possibility to miss it)
- Let the system warn you: Interrupt

SARION

2020

Kom verder. Saxion

Interrupts

- Mechanisme to "interrupt" the normal flow of a program.
- · Classification:
 - I/O (ready or error)
 - Timer (regular tasks)
 - Program (calculation is ready)
 - Hardware (malfunctioning of f.i. memory)



Interrupt in daily life


- You are busy adding a row of numbers
- The phone rings (interrupt signal)
- You finish the current step
 - You keep the intermediate result (write down)
 - You pick up the phone
 - You have the conversation (and make notes)
 - You hang up the phone
 - You read back the intermediate result
- You continue with the calculation





2020

Kom verder. Saxion





Interrupts on ATmega

- Interrupts on the ATmega
 - RESET (& watchdog)
 - 2 external pin interrupts
 - timers, communication
 - and some more (adc, eeprom, ...)
- Interrupts can be enabled/disabled individually (except reset)
- One global interrupt enable (status register)
 - Automatically disabled on interrupt
 - → no interrupt during an interrupt (nesting)

SANION

AIMEL

2020

Kom verder. Saxion

Content

- What is an interrupt
- How to programme interrupts



Interrupts in C

- Most compilers support the use of an interrupt service routine
- In gcc-avr:

```
#include <avr/interrupt.h>
ISR( INTO )
{
    // C code for interrupt service routine
}
```

 Compiler "links" the function to the interrupt vector and closes with a rti instead of ret

2020

Kom verder. Saxion.

Steps to do

- 1. Write an ISR (=code) with the correct vector
- 2. Enable the specific interrupt in the corresponding register For instance the UART RX interrupt: UCSRB |= (1 << RXCIE);</p>
- 3. Enable interrupts globally in status register sei(), which SEts the global Interrupt flag cli(), which CLears the global Interrupt flag

Table 11-6. Reset and Interrupt Vectors in ATmega328P

Interrupt Vectors atmega328



Table 11-6.	Reset and interrupt vectors in Armega328P		
VectorNo.	Program Address ⁽²⁾	Source	Interrupt Definition
1	0x0000 ⁽¹⁾	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdo
2	0x0002	INT0	External Interrupt Request 0
3	0x0004	INT1	External Interrupt Request 1
4	0x0006	PCINT0	Pin Change Interrupt Request 0
5	0x0008	PCINT1	Pin Change Interrupt Request 1
6	0x000A	PCINT2	Pin Change Interrupt Request 2
7	0x000C	WDT	Watchdog Time-out Interrupt
8	0x000E	TIMER2 COMPA	Timer/Counter2 Compare Match A
9	0x0010	TIMER2 COMPB	Timer/Counter2 Compare Match B
10	0x0012	TIMER2 OVF	Timer/Counter2 Overflow
11	0x0014	TIMER1 CAPT	Timer/Counter1 Capture Event
12	0x0016	TIMER1 COMPA	Timer/Counter1 Compare Match A
13	0x0018	TIMER1 COMPB	Timer/Coutner1 Compare Match B
14	0x001A	TIMER1 OVF	Timer/Counter1 Overflow
15	0x001C	TIMER0 COMPA	Timer/Counter0 Compare Match A
16	0x001E	TIMER0 COMPB	Timer/Counter0 Compare Match B
17	0x0020	TIMER0 OVF	Timer/Counter0 Overflow
18	0x0022	SPI, STC	SPI Serial Transfer Complete
19	0x0024	USART, RX	USART Rx Complete
20	0x0026	USART, UDRE	USART, Data Register Empty
21	0x0028	USART, TX	USART, Tx Complete
22	0x002A	ADC	ADC Conversion Complete
23	0x002C	EE READY	EEPROM Ready
24	0x002E	ANALOG COMP	Analog Comparator
25	0x0030	TWI	2-wire Serial Interface
26	0x0032	SPM READY	Store Program Memory Ready
	1 2 3 4 5 6 7 8 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	VectorNo. Program Address(2) 1 0x0000(1) 2 0x0002 3 0x0004 4 0x0008 5 0x0008 6 0x000A 7 0x000C 8 0x000E 9 0x0010 10 0x0012 11 0x0014 12 0x0016 13 0x0018 14 0x001A 15 0x001C 16 0x001E 17 0x0020 18 0x0022 19 0x0024 20 0x0026 21 0x0028 22 0x002A 23 0x002C 24 0x002E 25 0x0030	VectorNo. Program Address ⁽²⁾ Source 1 0x00000 ⁽¹⁾ RESET 2 0x00002 INT0 3 0x0004 INT1 4 0x0006 PCINT0 5 0x0008 PCINT1 6 0x000A PCINT2 7 0x000C WDT 8 0x000E TIMER2 COMPA 9 0x0010 TIMER2 COMPB 10 0x0012 TIMER2 COMPB 11 0x0014 TIMER1 COMPA 13 0x0016 TIMER1 COMPB 14 0x001A TIMER1 COMPB 14 0x001A TIMER0 COMPB 15 0x001C TIMER0 COMPB 17 0x0020 TIMER0 OVF 18 0x0022 SPI, STC 19 0x0024 USART, RX 20 0x0026 USART, UDRE 21 0x0028 USART, TX 22 0x002A ADC 23 0x002C

2020

Program

26

2020

Table 11-6. Reset and Interrupt Vectors in ATmega328P

Program VectorNo. Address(2 Source Interrupt Definition 0x0000(1) RESET External Pin, Power-on Reset, Brown-out Reset and Watchd Interrupt 2 0x0002 INT0 External Interrupt Request 0 3 0x0004 INT1 External Interrupt Request 1 **Vectors** 0x0006 4 PCINT0 Pin Change Interrupt Request 0 5 00008 PCINT1 atmega328 Pin Change Interrupt Request 1 6 0x000 PCINT2 Pin Change Interrupt Request 2 0x000C WDT Watchdog Time-out Interrupt 8 0x000E TIMER2 COMPA Timer/Counter2 Compare Match A 0x0010 TIMER2 COMPB Timer/Counter2 Compare Match B 0x0012 10 TIMER2 OVF Timer/Counter2 Overflow 11 0x0014 TIMER1 CAPT Timer/Counter1 Capture Event 12 0x0016 TIMER1 COMPA Timer/Counter1 Compare Match A Start 0x0018 TIMER1 COMPB Timer/Coutner1 Compare Match B 14 program 0x001A TIMER1 OVE Timer/Counter1 Overflow 15 0x001C TIMERO COMPA Timer/Counter0 Compare Match A 0x001E TIMERO COMPB 16 Timer/Counter0 Compare Match B 17 0x0020 TIMERO OVF Timer/Counter0 Overflow **ISR INTO** 0x0022 SPI, STC 18 SPI Serial Transfer Complete 0x0024 19 USART, RX USART Rx Complete 20 0x0026 USART, UDRE USART, Data Register Empty 21 0x0028 USART, TX USART, Tx Complete 0x002A ADC ADC Conversion Complete 23 0x002C **EE READY EEPROM Ready** 0x002E ANALOG COMP 24 Analog Comparator 25 0x0030 2-wire Serial Interface

0x0032

SPM READY


Store Program Memory Ready

External interrupts (1)

 Two external interrups INTO & INT1 (EIMSK - External Interrupt Mask Register)



 All pins can generate a pin change interrupt (PCICR - Pin Change Interrupt Control Register)



2020



Kom verder. Saxion

External interrupts (2)

• Different 'sensing' levels
(EICRA - External Interrupt Control Register A)




Table 12-1. Interrupt 1 Sense Control

ISC11	ISC10	Description	
0	0	The low level of INT1 generates an interrupt request.	
0	1	Any logical change on INT1 generates an interrupt request.	
1	0	The falling edge of INT1 generates an interrupt request.	
1	1	The rising edge of INT1 generates an interrupt request.	

