



从零开始的RISC-V模拟器开发 第9讲QEMU篇之内存点拟化


中国科学院软件研究所 PLCT实验室

王俊强 wangjunqiang@iscas.ac.cn 李威威 liweiwei@iscas.ac.cn 吴伟 wuwei2016@iscas.ac.cn





课程内容调整







本课内容


内存虚拟化

- ▶ 内存虚拟化介绍
- ➤ Nuclei内存分布实现










QEMU状态下:



内存虚拟化 内存模拟






The memory API models the memory and I/O buses and controllers of a QEMU machine. It attempts to allow modelling of:

- •ordinary RAM
- •memory-mapped I/O (MMIO)
- •memory controllers that can dynamically reroute physical memory regions to different destinations

.

Memory is modelled as an acyclic graph of MemoryRegion objects. Sinks (leaves) are RAM and MMIO regions, while other nodes represent buses, memory controllers, and memory regions that have been rerouted.

In addition to MemoryRegion objects, the memory API provides AddressSpace objects for every root and possibly for intermediate MemoryRegions too. These represent memory as seen from the CPU or a device's viewpoint.





There are multiple types of memory regions (all represented by a single C type MemoryRegion):

- •RAM: a RAM region is simply a range of host memory that can be made available to the guest. You typically initialize these with memory_region_init_ram(). Some special purposes require the variants memory_region_init_resizeable_ram(), memory_region_init_ram_from_file(), or memory_region_init_ram_ptr().
- •MMIO: a range of guest memory that is implemented by host callbacks; each read or write causes a callback to be called on the host. You initialize these with memory_region_init_io(), passing it a MemoryRegionOps structure describing the callbacks.
- •ROM: a ROM memory region works like RAM for reads (directly accessing a region of host memory), and forbids writes. You initialize these with memory_region_init_rom().
- •ROM device: a ROM device memory region works like RAM for reads (directly accessing a region of host memory), but like MMIO for writes (invoking a callback). You initialize these with memory_region_init_rom_device().
- •IOMMU region: an IOMMU region translates addresses of accesses made to it and forwards them to some other target memory region. As the name suggests, these are only needed for modelling an IOMMU, not for simple devices. You initialize these with memory_region_init_iommu().
- •container: a container simply includes other memory regions, each at a different offset. Containers are useful for grouping several regions into one unit. For example, a PCI BAR may be composed of a RAM region and an MMIO region.
- A container's subregions are usually non-overlapping. In some cases it is useful to have overlapping regions; for example a memory controller that can overlap a subregion of RAM with MMIO or ROM, or a PCI controller that does not prevent card from claiming overlapping BARs. You initialize a pure container with memory_region_init().
- •alias: a subsection of another region. Aliases allow a region to be split apart into discontiguous regions. Examples of uses are memory banks used when the guest address space is smaller than the amount of RAM addressed, or a memory controller that splits main memory to expose a "PCI hole". Aliases may point to any type of region, including other aliases, but an alias may not point back to itself, directly or indirectly. You initialize these with memory_region_init_alias().
- •reservation region: a reservation region is primarily for debugging. It claims I/O space that is not supposed to be handled by QEMU itself. The typical use is to track parts of the address space which will be handled by the host kernel when KVM is enabled. You initialize these by passing a NULL callback parameter to memory_region_init_io().



There are multiple types of memory regions (all represented by a single C type MemoryRegion):

•RAM: a RAM region is simply a range of host memory that can be made available to the guest. You typically initialize these with memory_region_init_ram(). Some special purposes require the variants memory_region_init_resizeable_ram(), memory_region_init_ram_from_file(), or memory_region_init_ram_ptr().

•MMIO: a range of guest memory that is implemented by host c
initialize these with memory_region_init_io(), passing it a Memo
•ROM: a ROM memory region works like RAM for reads (direct
with memory_region_init_rom().


•ROM device: a ROM device memory region works like RAM: (invoking a callback). You initialize these with memory_region_
•IOMMU region: an IOMMU region translates addresses of accommod suggests, these are only needed for modelling an IOMMU.
•container: a container simply includes other memory regions, expone unit. For example, a PCI BAR may be composed of a RAM A container's subregions are usually non-overlapping. In some of that can overlay a subregion of RAM with MMIO or ROM, or a You initialize a pure container with memory_region_init().

•alias: a subsection of another region. Aliases allow a region to be when the guest address space is smaller than the amount of RAN hole". Aliases may point to any type of region, including other a these with memory_region_init_alias().

Types of regions	initialize		
RAM	memory_region_init_ram()		
MMIO	memory_region_init_io()		
ROM	memory_region_init_rom().		
ROM device	memory_region_init_rom_device()		
IOMMU region	memory_region_init_iommu()		
container	memory_region_init()		
_b alias	memory_region_init_alias()		
reservation region	memory_region_init_io()		

•reservation region: a reservation region is primarily for debugging. It claims I/O space that is not supposed to be handled by QEMU itself. The typical use is to track parts of the address space which will be handled by the host kernel when KVM is enabled. You initialize these by passing a NULL callback parameter to memory_region_init_io().





00000000000000000-fffffffffffff (prio 0, i/o): system

```
static MemoryRegion io_mem_unassigned;

memory_region_init_io

const MemoryRegionOps unassigned_mem_ops

static MemoryRegion *system_io;

static MemoryRegion *system_memory;

AddressSpace address_space_io;

AddressSpace address_space_memory;
```





include/exec/memory.h

```
static void memory_register_types(void)
{
    type_register_static(&memory_region_info);
    type_register_static(&iommu_memory_region_info);
}

type_init(memory_register_types)
```

```
TYPE_OBJECT

TYPE_MEMORY_REGION

TYPE_IOMMU_MEMORY_REGION
```

```
struct MemoryRegion {
    Object parent obj;
    bool romd mode;
    bool ram;
    bool subpage;
    bool readonly; /* For RAM regions */
    bool nonvolatile;
    bool rom device;
    bool flush coalesced mmio;
    uint8 t dirty log mask;
    bool is iommu;
    RAMBlock *ram block; //GPA
    Object *owner;
    const MemoryRegionOps *ops; //TLB MMIO
    void *opaque;
   MemoryRegion *container;
   Int128 size;
   hwaddr addr;
    void (*destructor)(MemoryRegion *mr);
   uint64 t align;
    bool terminates;
    bool ram device;
    bool enabled:
    bool warning printed; /* For reservations */
    uint8 t vga logging count;
   MemoryRegion *alias;
   hwaddr alias offset;
   int32 t priority;
   QTAILQ HEAD(, MemoryRegion) subregions;
   QTAILQ_ENTRY(MemoryRegion) subregions link;
    QTAILQ HEAD(, CoalescedMemoryRange) coalesced;
    const char *name;
    unsigned ioeventfd nb;
    MemoryRegionIoeventfd *ioeventfds;
```



```
include/exec/memory.h
```

```
struct AddressSpace {
    /* private: */
    struct rcu_head rcu;
    char *name;
    MemoryRegion *root;

    /* Accessed via RCU. */
    struct FlatView *current_map;

    int ioeventfd_nb;
    struct MemoryRegionIoeventfd *ioeventfds;
    QTAILQ_HEAD(, MemoryListener) listeners;
    QTAILQ_ENTRY(AddressSpace) address_spaces_link;
};
```

```
"平坦化"接口(无环图->数组GPA):
memory_region_transaction_begin/commit
>>flatviews_reset
    >>generate_memory_topology
          >>render memory region
```


```
MemoryRegionSection *mru section;
                                              PhysPageEntry phys map;
                                              PhysPageMap map;
struct FlatView {
    struct rcu head rcu;
    unsigned ref;
    FlatRange *ranges;
    unsigned nr;
    unsigned nr allocated
    struct AddressSpaceDispatch *dispatch;
    MemoryRegion *root;
};
                                          /* Range of memory in the global
                                          map. Addresses are absolute. */
                                          struct FlatRange {
                                              MemoryRegion *mr;
                                              hwaddr offset in region;
           struct AddrRange {
                                              AddrRange addr;
               Int128 start;
                                              uint8 t dirty log mask;
               Int128 size;
                                              bool romd mode;
           };
                                              bool readonly;
                                              bool nonvolatile;
                                                              get page addr code
                                      GVA->GPA
                                                       get page addr code hostp
                                      static struct TCGCPUOps riscv tcg ops = {
                                           .tlb fill = riscv cpu tlb fill,
```

};

struct AddressSpaceDispatch {









hw/riscv/sifive_e.c

ROM初始化

RAM初始化

```
/* Map GPIO registers */
sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio), 0, memmap[SIFIVE_E_DEV_GPI00].base);
```

MMIO初始化/MAP?

ROM操作





MemoryRegion ROOT — system_memory:

```
MemoryRegion *get_system_memory(void)
```

RAM初始化:

ROM初始:

分配/挂载:

MMIO:



hw/riscv/sifive_e.c

```
memory_region_init_rom
>>memory_region_init_rom_nomigrate
>>memory_region_init_ram_shared_nomigrate
>>memory_region_init_ram_shared_nomigrate
>>memory_region_init
mr->ram_block = qemu_ram_alloc(size, share, mr, &err);
```

```
memory_region_add_subregion
>>memory_region_add_subregion_common
>>memory_region_update_container_subregions
>>memory_region_transaction_begin/commit
>>flatviews_reset
```


generate_memory_topology

render_memory_region

分派/更新FlatView









内存模拟之创建

hw/riscv/sifive_e.c

```
/* GPIO */
if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio), errp)) {
    return;
  }

/* Map GPIO registers */
sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio),
    0, memmap[SIFIVE_E_DEV_GPIO0].base);
```

```
bool sysbus_realize(SysBusDevice *dev, Error **errp)
{
   return qdev_realize(DEVICE(dev), sysbus_get_default(), errp);
}
```

```
struct SIFIVEGPIOState {
    SysBusDevice parent_obj;
    MemoryRegion mmio;
    qemu_irq irq[SIFIVE_GPIO_PINS];
    qemu_irq output[SIFIVE_GPIO_PINS];

    uint32_t value;
    uint32_t input_en;
    uint32_t output_en;
    ......
};
```

```
struct SysBusDevice {
    /*< private >*/
    DeviceState parent_obj;
    /*< public >*/
    int num_mmio;
    struct {
        hwaddr addr;
        MemoryRegion *memory;
    } mmio[QDEV_MAX_MMIO];
    int num_pio;
    uint32_t pio[QDEV_MAX_PIO];
};
```

```
static const MemoryRegionOps gpio_ops = {
    .read = sifive_gpio_read,
    .write = sifive_gpio_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .impl.min_access_size = 4,
    .impl.max_access_size = 4,
};
```

```
sysbus_mmio_map

sysbus_mmio_map_common

memory_region_add_subregion
```



内存模拟之加载

```
#define rom_add_blob_fixed_as(_f, _b, _l, _a, _as) \
    rom_add_blob(_f, _b, _l, _l, _a, NULL, NULL, NULL, _as, true)
```

```
/* Mask ROM reset vector */
  uint32 t reset vec[4];
  if (s->revb) {
                                                    t0,0x20010 */
      reset vec[1] = 0x200102b7; /* 0x1004: lui
  } else {
      reset vec[1] = 0x204002b7; /* 0x1004: lui
                                                    t0,0x20400 */
  reset vec[2] = 0x00028067;
                               /* 0x1008: jr
                                                     t0 */
  reset vec[0] = reset vec[3] = 0;
  /* copy in the reset vector in little endian byte order */
  for (i = 0; i < sizeof(reset vec) >> 2; i++) {
      reset vec[i] = cpu_to_le32(reset_vec[i]);
  rom add blob fixed as("mrom.reset", reset vec, sizeof(reset vec),
                        memmap[SIFIVE E DEV MROM].base, &address space memory);
  if (machine->kernel filename) {
      riscv load kernel(machine->kernel filename,
                        memmap[SIFIVE E DEV DTIM].base, NULL);
```

freedom-e-sdk/bsp/qemu-sifive-e31/metal.default.lds

```
MEMORY {
    ram (airwx) : ORIGIN = 0x80000000, LENGTH = 0x400000
    rom (irx!wa) : ORIGIN = 0x20400000, LENGTH = 0x1fc000000
}
```





内存模拟之加载

Linux(MMU)系统模拟式:

```
kernel_start_addr = riscv_calc_kernel_start_addr(&s->soc.u_cpus,firmware_end_addr);
kernel_entry = riscv_load_kernel(machine->kernel_filename,kernel_start_addr, NULL);
if (machine->initrd_filename) {
    hwaddr end = riscv_load_initrd(machine->initrd_filename,machine->ram_size,
```

```
fdt_load_addr = riscv_load_fdt(memmap[SIFIVE_U_DEV_DRAM].base,machine->ram_size, s->fdt);
```

kernel entry,&start);

OpenSBI

Uboot

Linux Kernel

Initrd

dtb

ROM

OpenSBI INFO





Nuclei 内存模拟之Memmap

Table 5-1 Address Allocation of SoC

	Component	Address Spaces	Description
Core Private Peripherals	TIMER	0x0200_0000 ~ 0x0200_0FFF	TIMER Unit address space.
	ECLIC	oxoCoo_oooo ~ oxoCoo_FFFF	ECLIC Unit address space.
	DEBUG	0x0000_0000 ~ 0x0000_0FFF	DEBUG Unit address space.
Memory Resource	ILM	0x8000_0000 ~	ILM address space.
	DLM	0x9000_0000 ~	DLM address space.
	ROM	0x0000_1000 ~ 0x0000_1FFF	Internal ROM.
	Off-Chip QSPIo Flash Read	0x2000_0000 ~ 0x3FFF_FFFF	QSPIo with XiP mode read-only address space.
Peripherals	GPIO	0x1001_2000 ~ 0x1001_2FFF	GPIO Unit address space.
	UARTo	0x1001_3000 ~ 0x1001_3FFF	First UART address space.
	QSPIo	0x1001_4000 ~ 0x1001_4FFF	First QSPI address space.
	PWMo	0x1001_5000 ~ 0x1001_5FFF	First PWM address space.
	UART1	0x1002_3000 ~ 0x1002_3FFF	Second UART address space.
	QSPI1	0x1002_4000 ~ 0x1002_4FFF	Second QSPI address space.
	PWM1	0x1002_5000 ~ 0x1002_5FFF	Second PWM address space.
	QSPI2	0x1003_4000 ~ 0x1003_4FFF	Third QSPI address space.
	PWM2	0x1003_5000 ~ 0x1003_5FFF	Third PWM address space.
	I2C Master	0x1004_2000 ~ 0x1004_2FFF	I2C Master address space.
Default slave	The other space is write-ignored and read-as zero.		

```
typedef struct MemMapEntry {
    hwaddr base;
    hwaddr size;
} MemMapEntry;
```

hw/riscv/nuclei n.c

```
static MemMapEntry nuclei n memmap[] = {
     [NUCLEI N DEBUG] = \{0x0, 0x1000\},
     [NUCLEI N ROM] = \{0 \times 1000, 0 \times 1000\},
     [NUCLEI N TIMER] = \{0 \times 20000000, 0 \times 1000\},
     [NUCLEI N ECLIC] = \{0 \times c0000000, 0 \times 100000\},
     [NUCLEI N GPIO] = \{0 \times 10012000, 0 \times 1000\},
     [NUCLEI N UARTO] = \{0 \times 10013000, 0 \times 1000\},
     [NUCLEI N QSPI0] = \{0 \times 10014000, 0 \times 1000\},
     [NUCLEI N PWM0] = \{0 \times 10015000, 0 \times 1000\},
     [NUCLEI N UART1] = \{0 \times 10023000, 0 \times 1000\},
     [NUCLEI N OSPI1] = \{0 \times 10024000, 0 \times 1000\},
     [NUCLEI N PWM1] = \{0 \times 10025000, 0 \times 1000\},
     [NUCLEI N QSPI2] = \{0 \times 10034000, 0 \times 1000\},
     [NUCLEI N PWM2] = \{0 \times 10035000, 0 \times 1000\},
     [NUCLEI N XIP] = \{0x20000000, 0x10000000\},
     [NUCLEI N DRAM] = \{0xa00000000, 0x0\},
     [NUCLEI N ILM] = \{0x80000000, 0x20000\},
     [NUCLEI N DLM] = \{0 \times 900000000, 0 \times 200000\},
};
```



Nuclei 内存模拟之初始化

hw/riscv/nuclei n.c

ROM初始化 nuclei_n_soc_realize

创建unimplemented设备



Nuclei 内存模拟之初始化

hw/riscv/nuclei_n.c

RAM初始化 nuclei_mcu_machine_init

```
switch (s->msel)
{
   case MSEL_ILM:
        start_addr = memmap[NUCLEI_N_ILM].base;
        break;
   .....
   case MSEL_DDR:
        start_addr = memmap[NUCLEI_N_DRAM].base;
        break;
   default:
        start_addr = memmap[NUCLEI_N_ILM].base;
        break;
}
```

ROM设置和kernel加载:

```
/* reset vector */
uint32 t reset vec[8] = {
   0x00000297, /* 1: auipc t0, %pcrel hi(dtb) */
   0x02028593, /*
                      addi
                             a1, t0, %pcrel lo(1b) */
   0xf1402573, /*
                             a0, mhartid */
                      csrr
#if defined(TARGET RISCV32)
   0x0182a283, /*
                      lw
                             t0, 24(t0) */
#elif defined(TARGET RISCV64)
   0x0182b283, /*
                      ld
                             t0, 24(t0) */
#endif
   0x00028067, /*
                      jr
                             t0 */
   0x00000000,
   start addr, /* start: .dword DRAM BASE */
   0x00000000,
/* copy in the reset vector in little endian byte order */
for (i = 0; i < sizeof(reset vec) >> 2; i++)
   reset_vec[i] = cpu_to_le32(reset_vec[i]);
rom_add_blob_fixed_as("mrom.reset", reset vec, sizeof(reset
vec), memmap[NUCLEI N ROM].base, &address space memory);
/* boot rom */
if (machine->kernel filename)
   riscv load kernel(machine>kernel filename, start addr,
                     NULL);
```





Nuclei 内存模拟之创建

测试命令:

\$qemu-system-riscv32 \
-nographic -M mcu_200t \
-kernel helloworld.elf

```
gemu) info gom-tree
/machine (mcu 200t-machine)
 /peripheral (container)
 /peripheral-anon (container)
 /soc (riscv.nuclei.n.soc)
   /cpus (riscv.hart array)
     /harts[0] (nuclei-n600-riscv-cpu)
   /riscv.nuclei.n.irom[0] (memory-region)
 /unattached (container)
   /device[0] (unimplemented-device)
     /riscv.nuclei.n.timer[0] (memory-region)
   /device[10] (unimplemented-device)
     /riscv.nuclei.n.pwm2[0] (memory-region)
   /device[1] (unimplemented-device)
     /riscv.nuclei.n.eclic[0] (memory-region)
   /device[2] (unimplemented-device)
    /riscv.nuclei.n.gpio[0] (memory-region)
   /device[3] (unimplemented-device)
     /riscv.nuclei.n.uart0[0] (memory-region)
   /device[4] (unimplemented-device)
     /riscv.nuclei.n.uartl[0] (memory-region)
   /device[5] (unimplemented-device)
     /riscv.nuclei.n.qspi0[0] (memory-region)
   /device[6] (unimplemented-device)
     /riscv.nuclei.n.qspil[0] (memory-region)
   /device[7] (unimplemented-device)
     /riscv.nuclei.n.qspi2[0] (memory-region)
   /device[8] (unimplemented-device)
     /riscv.nuclei.n.pwm0[0] (memory-region)
   /device[9] (unimplemented-device)
     /riscv.nuclei.n.pwm1[0] (memory-region)
   /io[0] (memory-region)
   /riscv.nuclei.n.dlm[0] (memory-region)
   /riscv.nuclei.n.dram[0] (memory-region)
   /riscv.nuclei.n.ilm[0] (memory-region)
   /riscv.nuclei.n.xip[0] (memory-region)
   /sysbus (System)
   /system[0] (memory-region)
```

```
QEMU 5.2.90 monitor - type 'help' for more information
(aemu) info mtree
address-space: memory
  000000000001000-00000000000001fff (prio 0, rom): riscv.nuclei.n.irom
   0000000002000000-0000000002000fff (prio -1000, i/o): riscv.nuclei.n.timer
    000000000c000000-000000000c00ffff (prio -1000, i/o): riscv.nuclei.n.eclic
    0000000010012000-0000000010012fff (prio -1000, i/o): riscv.nuclei.n.gpio
    0000000010013000-0000000010013fff (prio -1000, i/o): riscv.nuclei.n.uart0
    0000000010014000-0000000010014fff (prio -1000, i/o): riscv.nuclei.n.gspi0
    0000000010015000-0000000010015fff (prio -1000, i/o): riscv.nuclei.n.pwm0
    0000000010023000-0000000010023fff (prio -1000, i/o): riscv.nuclei.n.uartl
    0000000010024000-0000000010024fff (prio -1000, i/o): riscv.nuclei.n.qspil
    0000000010025000-0000000010025fff (prio -1000, i/o): riscv.nuclei.n.pwml
    0000000010034000-000000010034fff (prio -1000, i/o): riscv.nuclei.n.qspi2
   0000000010035000-0000000010035fff (prio -1000, i/o): riscv.nuclei.n.pwm2
    000000020000000-000000002fffffff (prio 0, ram): riscv.nuclei.n.xip
    0000000080000000-000000008001ffff (prio 0, ram): riscv.nuclei.n.ilm
   0000000000000000-0000000000001ffff (prio 0, ram): riscv.nuclei.n.dlm
   00000000a0000000-00000000a7ffffff (prio 0, ram): riscv.nuclei.n.dram
address-space: I/O
  00000000000000000-00000000000ffff (prio 0, i/o): io
address-space: cpu-memory-0
  0000000002000000-00000000002000fff (prio -1000, i/o): riscv.nuclei.n.timer
   000000000c000000-00000000c00ffff (prio -1000, i/o): riscv.nuclei.n.eclic
   0000000010012000-0000000010012fff (prio -1000, i/o): riscv.nuclei.n.gpio
   0000000010013000-0000000010013fff (prio -1000, i/o): riscv.nuclei.n.uart0
   0000000010014000-0000000010014fff (prio -1000, i/o): riscv.nuclei.n.qspi0
    0000000010015000-0000000010015fff (prio -1000, i/o): riscv.nuclei.n.pwm0
   0000000010023000-0000000010023fff (prio -1000, i/o): riscv.nuclei.n.uartl
   0000000010024000-0000000010024fff (prio -1000, i/o): riscv.nuclei.n.gspil
   0000000010025000-0000000010025fff (prio -1000, i/o): riscv.nuclei.n.pwml
   0000000010034000-0000000010034fff (prio -1000, i/o): riscv.nuclei.n.qspi2
   0000000010035000-0000000010035fff (prio -1000, i/o): riscv.nuclei.n.pwm2
   000000020000000-000000002fffffff (prio 0, ram): riscv.nuclei.n.xip
   0000000080000000-000000008001ffff (prio 0, ram): riscv.nuclei.n.ilm
   00000000a0000000-00000000a7ffffff (prio 0, ram): riscv.nuclei.n.dram
```





Nuclei 内存模拟之加载运行

测试命令:

qemu-system-riscv32 \
-nographic -M mcu_200t,msel=1 \
-d in_asm \
-kernel ../hbird/ilm/helloworld.elf

```
QEMU 5.2.90 monitor - type 'help' for more information
(gemu) -----
IN:
Priv: 3; Virt: 0
0x00001000: 00000297
                                              t0,0
                                                              # 0x1000
                              auipc
                              addi
                                              a1,t0,32
0x00001004: 02028593
0x00001008: f1402573
                                              a0,mhartid,zero
                              csrrs
Priv: 3; Virt: 0
0x0000100c: 0182a283
                              lw
                                              t0,24(t0)
0x00001010: 00028067
                              jг
                                              t0
Priv: 3; Virt: 0
0x80000000: 0cc0006f
                                              204
                                                              # 0x800000cc
IN: start
Priv: 3; Virt: 0
0x800000cc: 30047073
                              csrrci
                                              zero, mstatus, 8
IN: start
Priv: 3; Virt: 0
0x800000d0: 10000197
                                                              # 0x900000d0
                              auipc
                                              gp, 268435456
                              addi
0x800000d4: 79018193
                                              gp,gp,1936
0x800000d8: 10010117
                              auipc
                                              sp,268500992
                                                              # 0x900100d8
                              addi
0x800000dc: f2810113
                                              sp,sp,-216
0x800000e0: 20000293
                                              t0,zero,512
                              addi
0x800000e4: 7d02a073
                                              zero,0x7d0,t0
                              csrrs
```





Nuclei 内存模拟之加载运行

hw/riscv/nuclei_u.c: 类似的ROM RAM DDR创建,不一样的加载

```
fdt_load_addr = riscv_load_fdt(memmap[NUCLEI_U_DRAM].base,machine->ram_size, s->fdt);
```

OpenSBI

Uboot
Linux Kernel

Initrd

dtb ← create_fdt

ROM
OpenSBI INFO





下节课内容:

中断虚拟化

- ➤ QEMU RISCV IRQ中断介绍
- ➤ Timer中断介绍
- ➤ Eclic中断介绍

外设虚拟化

- ▶ Nuclei Uart设备实现
- ▶ Nuclei Timer设备实现
- ▶ Nuclei Eclic设备实现





谢谢

wangjunqiang@iscas.ac.cn