



从零开始的RISC-V模拟器开发 第12讲QEMU篇之中断点拟化2

中国科学院软件研究所 PLCT实验室

王俊强 wangjunqiang@iscas.ac.cn 李威威 liweiwei@iscas.ac.cn 吴伟 wuwei2016@iscas.ac.cn





本课内容

中断虚拟化

- ➤ ECLIC 与 CLIC
- ➤ SYSTIMER 与 CLINT
- ➤ PLIC介绍
- ➤ ECLIC在UART中的使用






本课内容

中断虚拟化

- ➤ ECLIC 与 CLIC
- ➤ SYSTIMER 与 CLINT
- ➤ PLIC介绍
- ➤ ECLIC在UART中的使用







中断虚拟化

ECLIC (Enhanced Core Local Interrupt Controller)

参考: https://doc.nucleisys.com/nuclei_spec/isa/eclic.html

CLIC(Core-Local Interrupt Controller)

参考: https://github.com/riscv/riscv-fast-interrupt

SYSTIMER (Timer Unit)

参考: https://doc.nucleisys.com/nuclei_spec/isa/timer.html

CLINT (Core Local Interrupt Controller)

参考: https://www.sifive.com/documentation

PLIC(Platform-Level Interrupt Controller)

参考: https://github.com/riscv/riscv-plic-spec

SYSTIMER

ECLIC

nuclei N600 nuclei NX600

SYSTIMER

CLINT

PLIC

nuclei UX600 nuclei UX900

CLINT

PLIC

sifive E31 sifive U54 t-head C906/C910

CLINT


CLIC


sifive E20/E21 t-head E906/E907





CLIC 与 ECLIC





来自:sifive E20 Core Complex Manual

只服务于一个处理器内核Hart 支持 4096





CLIC 与 ECLIC

M-mode CLIC memory map Offset				
			reserved ###	
)-0x07FF		reserved ###	
### 0x0800	-0x0FFF		custom ###	
0x0000	1B	RW	cliccfg	
	4B	R	clicinfo	
0x0040	4B	RW	aliainttria[0]	
	4B 4B	RW	clicinttrig[0] clicinttrig[1]	
	4B	RW	clicinttrig[2]	
			0	
0x00B4	4B	RW	clicinttrig[29]	
0x00B8	4B	RW	clicinttrig[30]	
0x00BC	4B	RW	clicinttrig[31]	
0x1000+4*i	1B/inpu		r RW clicintip[i]	
0x1001+4*i	1B/inpu		- La	
0x1002+4*i	1B/inpu			
0x1003+4*i	1B/inpu	וו רליי	clicintctl[i]	
0x4FFC	1B/inpu	t Ror	RW clicintip[4095]	
0x4FFD	1B/inpu		clicintie[4095]	
0x4FFE	1B/input		clicintattr[4095]	
0x4FFF	1B/input	t RW	clicintctl[4095]	

ECLIC Registers:

Offset	Permission	Register	Width
0x0000	RW	cliccfg	8-bit
0x0004	R	clicinfo	32-bit
0x000b	RW	mth	8-bit
0x1000+4*i	RW	clicintip[i]	8-bit
0x1001+4*i	RW	clicintie[i]	8-bit
0x1002+4*i	RW	clicintattr[i]	8-bit
0x1003+4*i	RW	clicintctl[i]	8-bit

来自:Nuclei_N级别指令架构手册.pdf

Optional interrupt triggers (clicinttrig[i]) are used to generate a breakpoint exception, entry into Debug Mode, or a trace action.

来自: https://github.com/riscv/riscv-fast-interrupt/blob/master/clic.adoc#clic-interrupt-trigger-clicinttrig





CLIC 与 ECLIC

Number Name Description 0xm00 xstatus Status register 0xm02 xedelea **Exception delegation register** 0xm03 xideleg Interrupt delegation register (INACTIVE IN CLIC MODE) Interrupt-enable register (INACTIVE IN CLIC MODE) 0xm04 xie Trap-handler base address / interrupt mode 0xm05 xtvec Trap-handler vector table base address (NEW) 0xm07 xtvt Scratch register for trap handlers 0xm40 xscratch 0xm41 xepc Exception program counter 0xm42 xcause Cause of trap 0xm43 xtval Bad address or instruction Interrupt-pending register (INACTIVE IN CLIC MODE) 0xm44 xip (NEW) 0xm45 xnxti Interrupt handler address and enable modifier (NEW) 0xm46 xintstatus Current interrupt levels (NEW) 0xm47 xintthresh Interrupt-level threshold (NEW) 0xm48 xscratchcsw Conditional scratch swap on priv mode change (NEW) 0xm49 xscratchcswl Conditional scratch swap on level change (NEW) 0x3?? mclicbase Base address for CLIC memory mapped registers m is the nibble encoding the privilege mode (M=0x3, S=0x1, U=0x0)

中断相关差异CSR: pushmsubm pushmcause pushmepc mtvt2 ialmnxti



CLIC实现

参考: https://github.com/romanheros/qemu/tree/riscv-clic-upstream-rfc

```
静态注册(QOM)
    type init
        type_register static
           riscv clic class init
           riscv clic realize
                                            Hart0
                                 out
         in
                  pre hart irq
                    CLIC
                                            Hart1
                  pre hart irq
                                            Hart2
     static const MemoryRegionOps riscv clic ops = {
         .read = riscv clic read,
         .write = riscv clic write,
     };
```

```
static void riscv clic cpu irq handler(void *opaque, int irq, int level)
    env->exccode = clic->exccode[cpu->cpu index];
    cpu interrupt(env cpu(env), CPU INTERRUPT CLIC);
static void riscv clic realize(DeviceState *dev, Error **errp)
   memory region init io(&clic->mmio, OBJECT(dev), &riscv clic ops, clic,
                          TYPE RISCV CLIC, clic->clic size);
    clic->clicintip = g new0(uint8 t, irqs);
    clic->cpu irqs = g new0(qemu irq, clic->num harts);
    sysbus init mmio(SYS BUS DEVICE(dev), &clic->mmio);
    qdev init gpio in(dev, riscv clic set irq, irqs);
    qdev init gpio out(dev, clic->cpu irqs, clic->num harts);
    for (i = 0; i < clic->num harts; i++) {
        RISCVCPU *cpu = RISCV CPU(qemu get cpu(i));
        qemu irq irq = qemu allocate irq(riscv clic cpu irq handler,
                                         &cpu->env, 1);
        qdev connect gpio out(dev, i, irq);
        cpu->env.clic = clic;
        cpu->env.mclicbase = clic->mclicbase;
```





CLIC实现

参考: https://github.com/romanheros/qemu/tree/riscv-clic-upstream-rfc

```
riscv clic set irq
               hartid = riscv_clic_get_hartid(clic, addr);
               mode = riscv clic get mode(clic, addr);
               irq = riscv clic get irq(clic, addr);
               type = riscv clic get trigger type(clic, id);
riscv clic update intip
   riscv clic next interrupt
     qemu set irq(clic->cpu_irqs[hartid], 1);
    qemu_irq irq = qemu_allocate_irq(riscv_clic_cpw_irq_handler,
                                            &cpu-lenv, 1);
                                     cpu_interrupt(env_cpu(env),
                                         CPU_INTERRUPT_CLIC);
   中断源
                                                     CSR功能
                                    CPU处理
                      clic
                                    helper_mret
```

```
bool riscv cpu exec interrupt(CPUState *cs, int interrupt request)
    if (interrupt request & CPU INTERRUPT_CLIC) {
        RISCVCPU *cpu = RISCV CPU(cs);
        CPURISCVState *env = &cpu->env;
        int mode = (env->exccode >> 12) & 0b11;
        int enabled = riscv cpu local irq mode enabled(env, mode);
        if (enabled) {
            cs->exception index = RISCV EXCP INT CLIC | env->exccode;
            cs->interrupt request = cs-
>interrupt request & ~CPU INTERRUPT CLIC;
            riscv cpu do interrupt(cs);
            return true;
    if (clic) {
        mode = (cause >> 12) & 3;
        level = (cause >> 14) & 0xff;
        cause &= 0xfff;
        cause |= get field(env->mstatus, MSTATUS MPP) << 28;</pre>
        switch (mode) {
        case PRV M:
            cause |= get field(env->mintstatus, MINTSTATUS MIL) << 16;</pre>
            cause |= get field(env->mstatus, MSTATUS MIE) << 27;</pre>
            env->mintstatus = set_field(env-
>mintstatus, MINTSTATUS MIL, level);
            break;
        case PRV S:
            break;
```







mnxti jalmnxti

clic.adoc#interrupt-handling-software

```
irq_enter:
  addi sp, sp, -FRAMESIZE # Allocate space on stack. (2)
  sw a1, OFFSET(sp)
                          # Save a1.
                       # Get meause of interrupted context.
  csrr a1, mcause
  sw a0, OFFSET(sp)
                          # Save a0.
  csrr a0, mepc
                      # Get mepc of interrupt context.
  bgez a1, handle_exc # Handle synchronous exception. (3)
  sw a0, OFFSET(sp)
                         # Save mepc.
                         # Save meause of interrupted context.
  sw a1, OFFSET(sp)
  sw a2-a7, OFFSET(sp) # Save other argument registers.
  sw t0-t6, OFFSET(sp) # Save temporaries.
  sw ra, OFFSET(sp)
                         # 1 return address (5)
  csrrsi a0, mnxti, MIE # Get highest current interrupt and enable
interrupts.
#----Interrupts enabled ----- (7)
                     # Check if original interrupt vanished. (8)
  begz a0, exit
 service loop:
                  # 5 instructions in pending-interrupt service loop.
  lw a1, (a0)
  csrrsi x0, mstatus, MIE # Ensure interrupts enabled. (10)
             # Call C ABI Routine, a0 has interrupt ID encoded. (11)
  ialr a1
             # Routine must clear down interrupt in CLIC.
  csrrsi a0, mnxti, MIE
  bnez a0, service_loop # Loop to service any interrupt. (13)
 #--- Restore ABI registers with interrupts enabled --- (14)
```

```
static int rmw mnxti(CPURISCVState *env, int csrno, target ulong *ret value,
                     target ulong new value, target ulong write mask)
    int clic_priv, clic_il, clic_irq;
    bool ready;
    CPUState *cs = env cpu(env);
    if (write mask)
        env->mstatus |= new value & (write mask & 0b11111);
    qemu_mutex_lock_iothread();
    ready = get xnxti status(env);
   if (ready) {
        riscv clic decode exccode(env->exccode, &clic priv, &clic il,
                                  &clic irq);
        if (write mask) {
            bool edge = riscv clic edge triggered(env->clic, clic priv,
                                                   cs->cpu index, clic irq);
            if (edge) {
                riscv clic clean pending(env->clic, clic priv,
                                          cs->cpu index, clic irq);
            env->mintstatus = set field(env->mintstatus,
                                        MINTSTATUS MIL, clic il);
            env->mcause = set field(env->mcause, MCAUSE EXCCODE, clic irq);
        if (ret value) {
            *ret value = (env->mtvt & ~0x3f) + sizeof(target ulong) * clic irq;
    } else {
        if (ret value) {
            *ret value = 0;
    qemu mutex unlock iothread();
                                                                 参考手册: 7.4.24
    return 0:
                        参考: https://github.com/romanheros/gemu/tree/riscv-clic-upstream-rfc
```





SYSTIMER 与 CLINT

表 6-1 TIMER 寄存器的存储器映射地址

模块内偏移地址	读写属性	寄存器名称	复位默认值	功能描述		
OXO	可读可写	mtime_lo	0x00000000	反映计时器 mtime 的低 32 位值,参见第 6.1.3 节了解其详细介绍。		
0x4	可读可写	mtime_hi	0x00000000			
ox8	可读可写	mtimecmp_lo	oxFFFFFFF		比较值 mtimecmp 低 32 了解其详细介绍。	位,参
oxC	可读可写	mtimecmp_hi	oxFFFFFFF	配置计时器的比较值 mtimecmp 高 32 位,参见第 6.1.5 节了解其详细介绍。		
oxFFo	可读可写	msftrst	0x00000000	生成软件复位 细介绍。	请求,参见第 6.1.7 节了角	解其详
oxFF8	可读可写	mtimectl	0x00000000	控制计时器t 介绍。	Address	Wic
oxFFC	可读可写	msip	0x00000000	生成软件中断	0x0200_0000	4B
				绍。	0x0200 0004	




Figure 92: CLINT Block Diagram

注意:

- TIMER 的寄存器只支持操作尺寸(Size)为 word 的对齐读写访问。
- TIMER 的寄存器区间为 oxo ~ oxFFF,除了上表中列出的寄存器之外的

7	Address	Width	Attr.	Description	Notes
<u> </u>	0×0200_0000	4B	RW	msip for hart 0	MSIP Register (1-bit wide)
- [0×0200_0004			Reserved	
<u> </u>	0x0200_3FFF				
	0×0200_4000	8B	RW	mtimecmp for hart 0	MTIMECMP Register
	0x0200_4008			Reserved	
	0x0200_BFF7				
	0x0200_BFF8	8B	RW	mtime	Timer Register
	0×0200_C000			Reserved	

Table 104: CLINT Memory Map



CLINT实现

hw\intc\sifive clint.h

```
typedef struct SiFiveCLINTState {
    /*< private >*/
    SysBusDevice parent_obj;

    /*< public >*/
    MemoryRegion mmio;
    uint32_t hartid_base;
    uint32_t num_harts;
    uint32_t sip_base;
    uint32_t timecmp_base;
    uint32_t time_base;
    uint32_t aperture_size;
    uint32_t timebase_freq;
} SiFiveCLINTState;
```

静态注册(QOM)

```
type_init

type_register_static

sifive_clint_class_init

sifive_clint_realize

memory_region_init_io

sysbus_init_mmio
```

MIP:

```
MSIP – machine soft ip
MTIP – machine timer ip
```


```
DeviceState *sifive clint create(hwaddr addr, hwaddr size,
    uint32 t hartid base, uint32 t num harts, uint32 t sip base,
    uint32 t timecmp base, uint32 t time base, uint32 t timebase freq,
    bool provide_rdtime)
    int i;
    for (i = 0; i < num harts; i++) {</pre>
        CPUState *cpu = gemu get cpu(hartid base + i);
        CPURISCVState *env = cpu ? cpu->env_ptr : NULL;
        if (!env) {
            continue:
        if (provide rdtime) {
            riscv cpu set rdtime_fn(env, cpu_riscv_read_rtc, timebase_
freq);
        env->timer = timer_new_ns(QEMU_CLOCK_VIRTUAL,
                                  &sifive clint timer cb, cpu);
        env->timecmp = 0;
    DeviceState *dev = qdev new(TYPE SIFIVE CLINT);
    qdev prop set uint32(dev, "num-harts", num harts);
    sysbus realize and unref(SYS BUS DEVICE(dev), &error fatal);
    sysbus mmio map(SYS BUS DEVICE(dev), 0, addr);
    return dev;
                static void sifive clint timer cb(void *opaque)
```

riscv cpu update mip(cpu, MIP MTIP, BOOL TO MASK(1));





SYSTIMER中断修改(ECLIC)



```
struct IRQState {
                                struct NamedGPIOList {
    Object parent obj;
                                    char *name;
                                    qemu irq *in;
    qemu_irq_handler handler;
                                    int num_in;
    void *opaque;
                                    int num out;
                                    QLIST ENTRY(NamedGPIOList) node;
    int n;
};
```

```
void qdev_init_gpio_in(DeviceState *dev,
 in创建与初始化
               qemu_irq_handler handler, int n)
               void qdev_init_gpio_out(DeviceState *dev,
out创建与初始化
                qemu irq *pins, int n);
     in获取
```

out获取

qemu irq qdev get gpio in(DeviceState *dev, int n);

void qdev_connect_gpio_out(DeviceState *dev, int n, qemu_irq pin);

qemu_irq qemu_allocate_irq(qemu_irq_handler handler, void *opaque, int n)





SYSTIMER中断修改(ECLIC)

```
(qemu) info qom-tree
/machine (mcu 200t-machine)
 /peripheral (container)
 /peripheral-anon (container)
 /soc (riscv.nuclei.n.soc)
   /cpus (riscv.hart_array)
     /harts[0] (nuclei-n600-riscv-cpu)
   /eclic (riscv.nuclei.eclic)
     /riscv.nuclei.eclic[0] (memory-region)
     /unnamed-gpio-in[0] (irg)
     /unnamed-gpio-in[10] (irg)
     /unnamed-gpio-in[11] (irg)
     /unnamed-gpio-in[12] (irq)
     /unnamed-gpio-in[13] (irq)
     /unnamed-gpio-in[14] (irq)
     /unnamed-gpio-in[15] (irg)
     /unnamed-gpio-in[16] (irq)
     /unnamed-gpio-in[17] (irq)
     /unnamed-gpio-in[18] (irq)
     /unnamed-gpio-in[19] (irq)
     /unnamed-gpio-in[1] (irq)
     /unnamed-gpio-in[20] (irq)
     /unnamed-gpio-in[21] (irq)
     /unnamed-gpio-in[22] (irq)
     /unnamed-gpio-in[23] (irq)
     /unnamed-gpio-in[24] (irq)
     /unnamed-gpio-in[25] (irq)
     /unnamed-gpio-in[26] (irq)
     /unnamed-gpio-in[27] (irq)
     /unnamed-gpio-in[28] (irq)
     /unnamed-gpio-in[29] (irq)
     /unnamed-gpio-in[2] (irq)
      /unnamed-gpio-in[30]
```

qdev connect gpio out(dev, 0, cpu irq);

struct IROState {

Object parent obj;

```
irq = qemu_allocate_irq(set_cpu_irq, dev, 0);;
```

_ qemu_irq irq;

```
qemu irq *in;
qemu irq handler handler;
                                int num in;
void *opaque;
                                int num out;
                                QLIST ENTRY(NamedGPIOList) node;
int n;
```

struct NamedGPIOList {

char *name;

```
/* Init ECLIC IRQ */
   eclic->irqs[Internal SysTimerSW IRQn] =
       qemu allocate irq(nuclei eclic irq request,
                          eclic, Internal SysTimerSW IRQn);
   eclic->irqs[Internal SysTimer IRQn] =
       qemu allocate irq(nuclei eclic irq request,
                          eclic, Internal SysTimer IRQn);
   for (id = Internal Reserved Max IRQn; id < eclic->num sources; id++) {
       eclic->irqs[id] = qemu allocate irq(nuclei eclic irq request,
                                            eclic, id);
```

```
/* Allocate irq by qdev init gpio */
qdev init gpio in(dev, nuclei eclic irg request, eclic->num sources);
```

```
/* Allocate irq by qdev init gpio */
qdev init_gpio_in(dev, nuclei_eclic_set_ip, eclic->num_sources);
qdev_init_gpio_out(dev, irq, 0);
```



SYSTIMER中断修改(Systimer)

hw\intc\nuclei_systimer.c

```
static void nuclei_timer_realize(DeviceState *dev, Error **errp)
{
    .....
    NucleiSYSTIMERState *s = NUCLEI_SYSTIMER(dev);

    sysbus_init_irq(SYS_BUS_DEVICE(dev), &s->soft_irq);
    sysbus_init_irq(SYS_BUS_DEVICE(dev), &s->timer_irq);
    ......
}
```

```
void sysbus_init_irq(SysBusDevice *dev, qemu_irq *p)
{
    qdev_init_gpio_out_named(DEVICE(dev), p, SYSBUS_DEVICE_GPIO
_IRQ, 1);
}
```

```
s->timer.soft_irq =&(NUCLEI_ECLIC(s->eclic)-
>irqs[Internal_SysTimerSW_IRQn]);
s->timer.timer_irq = &(NUCLEI_ECLIC(s->eclic)-
>irqs[Internal_SysTimer_IRQn]);
```

```
void sysbus_connect_irq(SysBusDevice *dev, int n, qemu_irq irq)
{
    SysBusDeviceClass *sbd = SYS_BUS_DEVICE_GET_CLASS(dev);
    qdev_connect_gpio_out_named(DEVICE(dev), SYSBUS_DEVICE_GPIO_IRQ, n
, irq);
    if (sbd->connect_irq_notifier) {
        sbd->connect_irq_notifier(dev, irq);
    }
}
```



PLIC

来自:sifive U54-MC Core Complex Manual




Figure 103: PLIC Multi-Core Block Diagram

1023 interrupts (0 is reserved) 15872 contexts

```
base + 0x000000: Reserved (interrupt source 0 does not exist)
base + 0x000004: Interrupt source 1 priority
base + 0x000008: Interrupt source 2 priority
base + 0x000FFC: Interrupt source 1023 priority
base + 0x001000: Interrupt Pending bit 0-31
base + 0x00107C: Interrupt Pending bit 992-1023
base + 0x002000: Enable bits for sources 0-31 on context 0
base + 0x002004: Enable bits for sources 32-63 on context 0
base + 0x00207F: Enable bits for sources 992-1023 on context 0
base + 0x002080: Enable bits for sources 0-31 on context 1
base + 0x002084: Enable bits for sources 32-63 on context 1
base + 0x0020FF: Enable bits for sources 992-1023 on context 1
base + 0x002100: Enable bits for sources 0-31 on context 2
base + 0x002104: Enable bits for sources 32-63 on context 2
base + 0x00217F: Enable bits for sources 992-1023 on context 2
base + 0x1F1F80: Enable bits for sources 0-31 on context 15871
base + 0x1F1F84: Enable bits for sources 32-63 on context 15871
base + 0x1F1FFF: Enable bits for sources 992-1023 on context 15871
base + 0x200000: Priority threshold for context 0
base + 0x200004: Claim/complete for context 0
base + 0x201000: Priority threshold for context 1
base + 0x201004: Claim/complete for context 1
base + 0x3FFE000: Priority threshold for context 15871
base + 0x3FFE004: Claim/complete for context 15871
```





PLIC

来自:sifive U54-MC Core Complex Manual




Figure 103: PLIC Multi-Core Block Diagram

1023 interrupts (0 is reserved) 15872 contexts

Address	Width	Attr.	Description	Notes
0x0C00_0000			Reserved	
0x0C00_0004	4B	RW	Source 1 priority	See Section 9.3 for more
***				information
0x0C00_0210	4B	RW	Source 132 priority	Illomaton
0x0C00_0214			Reserved	
]			
0x0C00_1000	4B	RO	Start of pending array	See Section 0.4 for more
				See Section 9.4 for more information
0x0C00_1010	4B	RO	Last word of pending array	Illomaton
0x0C00_1014			Reserved	
	1			
0x0C00_2000	4B	RW	Start Hart 0 M-Mode interrupt	
			enables	See Section 9.5 for more
***				information
0x0C00_2010	4B	RW	End Hart 0 M-Mode interrupt	Illomaton
			enables	
0x0C00_2014			Reserved	
0x0C00_2080	4B	RW	Start Hart 0 S-Mode interrupt	
			enables	See Section 9.5 for more
***				information
0x0C00_2090	4B	RW	End Hart 0 S-Mode interrupt	
			enables	
0x0C00_2094			Reserved	
0x0C1F_F000	1B	RW	PLIC global clock gating	See Section 9.6 for more
00045 5004			disable feature Reserved	information
0x0C1F_F001	-		Reserved	
	40	DVA	Liant O MA Manda Indianita	See Section 9.7 for more
0x0C20_0000	4B	RW	Hart 0 M-Mode priority threshold	
0x0C20_0004	4B	RW	Hart 0 M-Mode claim/	information See Section 9.8 for more
0X0C20_0004	46	I KVV	complete	information
0x0C20_0008			Reserved	Illioillauoil
0.0020_0000	1		10001700	
0x0C20_1000	4B	RW	Hart 0 S-Mode priority	See Section 9.7 for more
0.0020_1000	70	'\"	threshold	information
0x0C20_1004	4B	RW	Hart 0 S-Mode claim/complete	See Section 9.8 for more
570020_1004			o o modo olamiroompiete	information
0x0C20_1008			Reserved	
	1			C Core Complex Manual
0x1000_0000			End of PLIC Memory Map	2 3.6 Complex Manda
			Table 105: PLIC Memory Man	


Table 105: PLIC Memory Map





PLIC

- Interrupt Priorities registers
- Interrupt Pending Bits registers
- Interrupt Enables registers
- Priority Thresholds registers
- Interrupt Claim registers
- Interrupt Completion registers







PLIC实现

hw\intc\sifive_plic.c

静态注册

```
type_init

type_register_static

sifive_plic_class_init

sifive_plic_realize
```

读写接口

功能接口

```
sifive_plic_set_pending
sifive_plic_set_claimed
sifive_plic_irqs_pending
sifive_plic_claim
sifive_plic_update
```

Figure 3.10: Machine interrupt-pending register (mip).

MEIP, SEIP 发生未处理的外部中断位

实例化

XLEN-1

```
sifive_plic_irq_request sifive_plic_set_pending sifive_plic_update
```

cpu->interrupt_request |= CPU_INTERRUPT_HARD;





PLIC实现

hw\intc\sifive_plic.c

```
DeviceState *sifive plic create(hwaddr addr, char *hart config,
   uint32 t hartid base, uint32 t num sources,
   uint32 t num priorities, uint32 t priority base,
   uint32 t pending base, uint32 t enable base,
   uint32 t enable stride, uint32 t context base,
   uint32_t context_stride, uint32 t aperture size)
   DeviceState *dev = qdev new(TYPE SIFIVE PLIC);
   assert(enable stride == (enable stride & -enable stride));
   assert(context stride == (context stride & -context stride));
   qdev prop set string(dev, "hart-config", hart config);
   qdev prop set uint32(dev, "hartid-base", hartid base);
   qdev prop set uint32(dev, "num-sources", num sources);
   qdev prop set uint32(dev, "num-priorities", num priorities);
   qdev prop set uint32(dev, "priority-base", priority base);'
   qdev_prop_set_uint32(dev, "pending-base", pending_base);
   qdev_prop_set_uint32(dev, "enable-base", enable_base);
   qdev prop set uint32(dev, "enable-stride", enable stride);
   qdev prop set uint32(dev, "context-base", context base);
   qdev_prop_set_uint32(dev, "context-stride", context_stride";
   qdev prop set uint32(dev, "aperture-size", aperture_size);
   sysbus realize and unref(SYS BUS DEVICE(dev), &error fatal);
   sysbus mmio map(SYS BUS DEVICE(dev), 0, addr);
   return dev;
```

```
获取IRQhw\riscv\sifive_e.cqdev_get_gpio_in(DEVICE(s->plic),SIFIVE_E_X_IRQNUM)
```

设置

```
sysbus_connect_irq
qemu_irq irq= qdev_get_gpio_in()
.....
```

Interrupt source 1 priority

Interrupt Pending bit 0-31

Enable bits for sources 0-31 on context 0

Priority threshold for context 0





Address	Name	Description
0x000	txdata	Transmit data register
0x004	rxdata	Receive data register
800x0	txctrl	Transmit control register
0x00C	rxctrl	Receive control register
0x010	ie	UART interrupt enable
0x014	ip	UART Interrupt pending
0x018	div	Baud rate divisor

Table 12.1: Register offsets within UART memory map.

include\hw\char\nuclei_uart.h

```
typedef struct NucLeiUARTState
    /*< private >*/
    SysBusDevice parent_obj;
    /*< public >*/
    qemu irq irq;
    MemoryRegion mmio;
    CharBackend chr;
    uint8 t rx fifo[8];
    unsigned int rx_fifo_len;
    uint32_t txdata;
    uint32 t rxdata;
    uint32 t txctrl;
    uint32_t rxctrl;
    uint32_t ie;
    uint32_t ip;
    uint32 t div;
} NucLeiUARTState;
```








Figure 12.3: Format of txctrl register.




Figure 12.4: Format of rxctrl register.




Figure 12.5: Format of ie and ip registers.

- > txcnt:
 - 表示TX-FIFO产生中断的阈值
- > nstop:
 - 0-表示发送1字节后插入1个停止位8-N-1
 - 1-表示发送1字节后插入2个停止位8-N-2
- > txen:
 - 1-表示使能UART发送行为
 - 0-表示不使能UART发送行为
- > rxcnt:
 - 表示RX-FIFO产生中断的阈值
- > rxen:
 - 1-表示使能UART接收行为
 - 0-表示不使能UART接收行为
- > rxwm:
 - 1-表示使能/产生UART接收中断
 - 0-表示不使能/不产生UART接收中断
- > txwm:
 - 1-表示使能/产生UART发送中断
 - 0-表示不使能/不产生UART发送中断





hw\char\nuclei uart.c

```
static void nuclei_uart_realize(DeviceState *dev, Error **errp)
{
    NucLeiUARTState *s = NUCLEI_UART(dev);
    sysbus_init_irq(SYS_BUS_DEVICE(dev), &s->irq);
    .....
}
初始化
```

hw\riscv\nuclei_n.c

UART中断源 ——— ECLIC 22中断

qemu handler nuclei_eclic_irq_request

SDK handler 根据IP判断是否有数据

相关寄存器实现

hw\char\nuclei_uart.c

```
static uint64_t uart_ip(NucLeiUARTState *s)
{
    uint64_t ret = 0;

    uint64_t txcnt = NUCLEI_UART_GET_TXCNT(s->txctrl);
    uint64_t rxcnt = NUCLEI_UART_GET_RXCNT(s->rxctrl);

    if (txcnt != 0) {
        ret |= NUCLEI_UART_IP_TXWM;
    }
    if (s->rx_fifo_len > rxcnt){
        ret |= NUCLEI_UART_IP_RXWM;
    }

    return ret;
}
```





```
static uint64_t uart_read(void *opaque, hwaddr offset, unsigned int size)
{
    ......
    case NUCLEI_UART_REG_RXDATA:
        if (s->rx_fifo_len)
        {
            fifo_val = s->rx_fifo[0];
            memmove(s->rx_fifo, s->rx_fifo + 1, s->rx_fifo_len - 1);
            s->rx_fifo_len--;
            qemu_chr_fe_accept_input(&s->chr);
            update_irq(s);
            return fifo_val;
        } 0x80000000

......
```

hw\char\nuclei_uart.c

```
static void update irq(NucLeiUARTState *s)
    int cond = 0;
    s \rightarrow txctrl = 0x1;
    if (s->rx_fifo_len)
        s->rxctrl &= ~0x1;
    else
        s \rightarrow rxctrl = 0x1;
    if ((s->ie & NUCLEI UART IE TXWM) |
        ((s->ie & NUCLEI_UART_IE_RXWM) && s->rx_fifo_len)){
        cond = 1;
    if (cond)
        qemu irq raise(s->irq);
    else
        qemu irq lower(s->irq);
```

```
31 2 1 0
```

Figure 12.5: Format of ie and ip registers.

IE对下控制 IP对上判断



\$qemu-system-riscv32 \
-nographic -machine mcu_200t \
-kernel rtthread.elf \
-nodefaults -serial stdio \

```
initialize rti board start:0 done
          Thread Operating System
          4.0.3 build Sep 9 2020
 2006 - 2020 Copyright by rt-thread team
do components initialization.
initialize rti_board_end:0 done
initialize dfs_init:0 done
initialize libc_system init:0 done
initialize finsh_system_init:0 done
msh />ps
thread
        pri status
                                stack size max used left tick error
serrxsim
         5 suspend 0x000000a8 0x0000018c
                                                    0x00000002 000
         20 running 0x000001b8 0x00001000
tshell
                                                    0x0000000a 000
tidle0
          31 ready
                     0x000000b8 0x0000018c
                                              54%
                                                    0x00000011 000
          4 suspend 0x00000098 0x00000200
timer
                                                    0x00000003 000
msh />
```





下节课内容:

总线虚拟化

- ➤ QEMU 总线是什么
- ➤ IIC总线介绍
- ➤ SPI总线介绍





谢谢

wangjunqiang@iscas.ac.cn