



从零开始的RISC-V模拟器开发 第11讲QEMU篇之中断点拟化1

中国科学院软件研究所 PLCT实验室

王俊强 wangjunqiang@iscas.ac.cn 李威威 liweiwei@iscas.ac.cn 吴伟 wuwei2016@iscas.ac.cn





本课内容

中断虚拟化


- ➤ QEMU中的IRQ
- ➤ ECLIC实现原理






RISC-V中断

- ➤ 外部中断External Interrupt
- -来自核心外的中断,常见的GPIO、UART中断
- ➤ 定时器中断Timer Interrupt
- 来自定时器的中断
- ➤ 软件中断Software Interrupt
- 来自软件自己触发的中断
- ➤ 调试中断Debug Interrupt
- 用于实现调试器的中断





来自:《RISC-V架构与嵌入式开发快速入门》





QEMU中的IRQ之基础类型

include\qemu\typedefs.h

irq类型定义:

```
typedef struct NucLeiUARTState
   /*< public >*/
    qemu_irq irq;
```

```
struct SIFIVEGPIOState {
    qemu irq irq[SIFIVE GPIO PINS];
    qemu irq output[SIFIVE GPIO PIN
S];
```

```
typedef struct NucLeiSYSTIMERState
   DeviceState *eclic:
   qemu irq *timer irq;
   qemu irq *soft irq;
```

```
typedef struct IRQState *qemu irq;
                                                       基于QOM的TYPE IRQ创建和索引
struct IRQState {
                                       static const TypeInfo irq type info = {
    Object parent obj;
                                           .name = TYPE IRQ,
                                          .parent = TYPE OBJECT,
                                           .instance size = sizeof(struct IRQState),
    gemu irg handler handler;
    void *opaque;
    int n;
                                        typedef void (*qemu irq handler)(void *opaque,
                                                                       int n, int level);
n是irq num
opaque指向所属设备
                                              void gemu set irg(gemu irg irg, int level)
                                       触发
                               创建
gemu irg handler类型函数指针
handler回调函数
                                                 if (!irq)
                                                     return;
qemu_irq qemu_allocate_irq(qemu_irq_ha
ndler handler, void *opaque, int n)
                                                  irq->handler(irq->opaque, irq->n, level);
    struct IRQState *irq;
                                         接口:
    irq = IRQ(object_new(TYPE_IRQ));
                                                                      qemu set irq
                                             qemu allocate irq
    irq->handler = handler;
    irq->opaque = opaque;
                                                                      qemu irq raise
                                             gemu extend irgs
    irq->n = n;
                                             qemu allocate irqs
                                                                      qemu_irq_lower
    return irq;
                                             qemu_free_irqs
                                                                     qemu_irq_pulse
```





QEMU中的IRQ之基础类型

Device与GPIO

```
struct DeviceState {
    .....
QLIST_HEAD(, NamedGPIOList) gpios;
    ......
};
```

```
struct NamedGPIOList {
    char *name;
    qemu_irq *in; all_in首地址
    int num_in;
    int num_out;
    QLIST_ENTRY(NamedGPIOList) node;
};
```

hw\core\qdev.c

获取:

```
qdev_get_gpio_in
qdev_get_gpio_in_named
```

```
void qdev_init_gpio_in(DeviceState *dev, qemu_irq_handler handler, int n)
               qdev_init_gpio_in
                   qdev_init_gpio_in_named
                       qdev_init_gpio_in_named_with_opaque
创建与初始化
                         qemu_extend_irqs
                         object_property_add_child
void qdev_init_gpio_out(DeviceState *dev, qemu_irq *pins, int n)
               qdev_init_gpio_out
                   qdev_init_gpio_out_named
                       object_property_add_link
```

连接:

```
qdev_connect_gpio_out_named
    object_property_add_child
    object_property_set_link
```





QEMU中的IRQ之处理

target\riscv\cpu.c

文件:accel/tcg/cpu-exec.c

exception处理:

```
static inline bool cpu handle exception(CPUState *cpu, int *ret)
   if (cpu->exception index < 0) {</pre>
        return false;
   if (cpu->exception index >= EXCP INTERRUPT) {
        if (*ret == EXCP DEBUG) {
            cpu handle debug exception(cpu);
   } else {
        if (replay exception()) {
            qemu mutex lock iothread();
            cc->tcg ops->do interrupt(cpu);
            qemu_mutex_unlock_iothread();
            cpu->exception index = -1;
                                       #define EXCP INTERRUPT
                                                               0x10000
                                       #define EXCP HLT
                                                               0x10001
                                       #define EXCP DEBUG
                                                               0x10002
                                       #define EXCP HALTED
                                                               0x10003
   return false:
                                       #define EXCP YIELD
                                                               0x10004
                                       #define EXCP ATOMIC
                                                               0x10005
```





QEMU中的IRQ之处理

target\riscv\cpu.c


文件:accel/tcg/cpu-exec.c

```
static inline bool cpu handle interrupt(CPUState *cpu,
                                       TranslationBlock **last tb)
   if (unlikely(gatomic read(&cpu->interrupt request))) {
       interrupt request = cpu->interrupt request;
        if (interrupt request & CPU INTERRUPT DEBUG) {
            cpu->interrupt_request &= ~CPU_INTERRUPT_DEBUG;
            cpu->exception index = EXCP DEBUG;
       if (interrupt request & CPU INTERRUPT HALT) {
            cpu->interrupt request &= ~CPU INTERRUPT HALT;
            cpu->halted = 1;
            cpu->exception index = EXCP HLT;
            return true;
       else if (interrupt request & CPU INTERRUPT RESET) {
            cpu reset(cpu);
            return true;
        else {
            if (cc->tcg ops->cpu exec interrupt &&
            cc->tcg ops->cpu exec interrupt(cpu, interrupt request)) {
       if (interrupt request & CPU INTERRUPT EXITTB) {
        cpu->interrupt_request!
                                                  interrupt处理
```






NUCLEI IRQ主要流程



CPU运行过程中

主要目标:


- qemu_irq创建
- ECLIC实现
- riscv_cpu_exec_interrupt更新
- riscv_cpu_do_interrupt更新
- 相应CSR的实现
- helper_mret更新








NUCLEI ECLIC(Enhanced Core Local Interrupt Controller)





SYSTIMER+ ECLIC/CLIC for mcu CLINT+PLIC for linux


- ➤ ECLIC只服务于一个处理器内核, 为该处理器内核私有
- ➤ ECLIC的软件编程模型 也向后兼容标准的 CLIC

Machine mode





NUCLEI ECLIC(Enhanced Core Local Interrupt Controller)



相关概念:

- ➤ 编号ID
- ▶ 使能位IE
- ➤ 等待标志位IP
- ➤ 电平或边沿属性 Level or Edge Triggered
- ➤ 级别和优先级 Level and Priority
- ➤ 向量或非向量处理Vector or Non Vector Mode

阅读: Nuclei_N级别指令架构手册.pdf





QEMU中的IRQ之基础类型

ECLIC Registers:

Offset	Permission	Register	Width
0x0000	RW	cliccfg	8-bit
0x0004	R	clicinfo	32-bit
0x000b	RW	mth	8-bit
0x1000+4*i	RW	clicintip[i]	8-bit
0x1001+4*i	RW	clicintie[i]	8-bit
0x1002+4*i	RW	clicintattr[i]	8-bit
0x1003+4*i	RW	clicintctl[i]	8-bit

来自:Nuclei_N级别指令架构手册.pdf

include\hw\intc\nuclei_eclic.h

```
typedef struct NucLeiECLICState {
   /*< private >*/
    SysBusDevice parent_obj;
    /*< public >*/
   MemoryRegion mmio;
   uint32_t num_sources;
   /* config */
   uint32 t sources_id;
   uint8_t cliccfg;
   uint32 t clicinfo;
   uint8 t mth;
   uint8 t *clicintip;
   uint8 t *clicintie;
   uint8 t *clicintattr;
   uint8 t *clicintctl;
    ECLICPendingInterrupt *clicintlist;
   uint32 t aperture size;
   QLIST HEAD(, ECLICPendingInterrupt)
    pending list;
    size t active_count;
    /* ECLIC IRQ handlers */
    qemu irq *irqs;
} NucLeiECLICState;
```



NUCLEI ECLIC之创建

eclic的静态注册:

```
static const TypeInfo nuclei_eclic_info = {
    .name = TYPE_NUCLEI_ECLIC,
    .parent = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(NucLeiECLICState)
    .class_init = nuclei_eclic_class_init,
};

static void nuclei_eclic_register_types(void)
{
    type_register_static(&nuclei_eclic_info);
}

type_init(nuclei_eclic_register_types);
```

mmio接口设置:

```
static const MemoryRegionOps nuclei_eclic_ops =
{
    .read = nuclei_eclic_read,
    .write = nuclei_eclic_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
};
```

```
static void nuclei eclic realize(DeviceState *dev, Error **errp)
   NucleiECLICState eclic = NUCLEI ECLIC(dev);
   int id;
   memory region init io(&eclic->mmio, OBJECT(dev), &nuclei eclic ops, eclic,
                         TYPE NUCLEI ECLIC, eclic->aperture size);
    sysbus init mmio(SYS BUS DEVICE(dev), &eclic->mmio);
   eclic->clicintip = g new0(uint8 t, eclic->num sources);
   QLIST INIT(&eclic->pending list);
   for (id = 0; id < eclic->num sources; id++) {
       eclic->clicintlist[id].irq = id;
       update eclic int info(eclic, id);
   eclic->active count = 0;
   /* Init ECLIC IRQ */
   eclic->irqs[Internal SysTimerSW IRQn] =
       qemu allocate irq(nuclei eclic irq request,
                          eclic, Internal SysTimerSW IRQn);
   eclic->irqs[Internal SysTimer IRQn] =
       qemu_allocate_irq(nuclei_eclic_irq_request,
                          eclic, Internal SysTimer IRQn);
   for (id = Internal Reserved Max IRQn; id < eclic->num sources; id++) {
       eclic->irqs[id] = qemu_allocate_irq(nuclei_eclic_irq_request,
                                            eclic, id);
```





NUCLEI ECLIC之读写

read and write

```
static uint64 t nuclei eclic read(void *opaque, hwaddr offset,
unsigned size)
   NucLeiECLICState *eclic = NUCLEI ECLIC(opaque);
   switch (offset) {
   case NUCLEI ECLIC REG CLICCFG:
       value = eclic->cliccfg & 0xFF;
       break:
    case NUCLEI ECLIC REG CLICINFO:
        value = (CLICINTCTLBITS << 21) & 0xFFFFFFFF;</pre>
       break;
    case NUCLEI ECLIC REG MTH:
        value = eclic->mth & 0xFF;
       break:
    case NUCLEI ECLIC REG CLICINTIP BASE:
        value = eclic->clicintip[id] & 0xFF;
       break;
    case NUCLEI ECLIC REG CLICINTIE BASE:
        value = eclic->clicintie[id] & 0xFF;
        break;
    return value;
```

```
static void nuclei eclic write(void *opaque, hwaddr offset, uint64 t value,
                               unsigned size)
   NucLeiECLICState *eclic = NUCLEI ECLIC(opaque);
   uint32 t id = 0;
    switch (offset) {
    case NUCLEI ECLIC REG CLICCFG:
   case NUCLEI ECLIC REG MTH:
       nuclei eclic update intmth(eclic, id, value & 0xFF);
        break:
   case NUCLEI ECLIC REG CLICINTIP BASE:
       if ((eclic->clicintlist[id].trigger & 0x1) != 0) {
            if ((eclic->clicintip[id] == 0) && (value & 0x1) == 1) {
                eclic->clicintip[id] = 1;
                eclic insert pending list(eclic, id);
            } else if ((eclic->clicintip[id] == 1) && (value & 0x1) == 0) {
                eclic->clicintip[id] = 0;
                eclic remove pending list(eclic, id);
       nuclei eclic next interrupt(eclic);
        break:
   case NUCLEI ECLIC REG CLICINTIE BASE:
       nuclei eclic update intie(eclic, id, value & 0xFF);
        break:
   default:
       break;
```



NUCLEI ECLIC之核心设置函数

```
static void nuclei eclic next interrupt(void *eclic ptr)
   RISCVCPU *cpu = RISCV CPU(qemu get cpu(0));
   CPURISCVState *env = &cpu->env;
   NucLeiECLICState *eclic = (NucLeiECLICState *)eclic ptr;
   ECLICPendingInterrupt *active;
   target ulong mil;
   int shv;
   QLIST FOREACH(active, &eclic->pending list, next)
       if (active->enable) {
            mil = get field(env->mintstatus, MINTSTATUS MIL);
            if (active->level >= eclic->mth && active->level > mil) {
                shv = eclic->clicintattr[active->irq] & 0x1;
                eclic->active count++;
                riscv cpu eclic interrupt(cpu,
                    (active->irg & 0xFFF) | (shv << 12) | (active-
>level << 13));
                return;
```

cpu->interrupt_request = CPU_INTERRUPT_ECLIC

```
static void riscv cpu eclic interrupt(RISCVCPU *cpu,
                                            int exccode)
    CPURISCVState *env = &cpu->env;
    bool locked = false;
    env->exccode = exccode;
    if (!qemu mutex iothread locked()) {
        locked = true;
        qemu mutex lock iothread();
    if (exccode != -1) {
        env->irq pending = true;
        cpu interrupt(CPU(cpu), CPU INTERRUPT ECLIC);
    } else {
        env->irq_pending = false;
        cpu reset interrupt(CPU(cpu), CPU INTERRUPT ECLIC);
    if (locked) {
        qemu mutex unlock iothread();
```





NUCLEI ECLIC之riscv_cpu_exec_interrupt

```
bool riscv cpu exec interrupt(CPUState *cs, int interrupt request)
#if !defined(CONFIG_USER_ONLY)
   if (interrupt request & CPU INTERRUPT_ECLIC) {
        RISCVCPU *cpu = RISCV CPU(cs);
       CPURISCVState *env = &cpu->env;
       int mode = PRV M;
       int enabled = riscv cpu local irg mode enabled(env, mode);
       if (enabled) {
           cs->exception index = RISCV EXCP_INT_ECLIC
                                                         env->exccode;
            cs->interrupt request &= ~CPU INTERRUPT ECLIC;
            riscv cpu do interrupt(cs);
            return true;
#endif
   return false;
```


阅读:手册7.4.7

```
#define CPU INTERRUPT HARD
                                 0x0002
#define CPU INTERRUPT EXITTB
                                  0x0004
/* Halt the CPU. */
#define CPU INTERRUPT HALT
                                 0x0020
/* Debug event pending. */
#define CPU INTERRUPT DEBUG
                                 0x0080
/* Reset signal. */
#define CPU INTERRUPT RESET
                                 0x0400
/* Several target-
specific external hardware interrupts. Each target/cpu.h
   should define proper names based on these defines. */
#define CPU INTERRUPT TGT EXT 0
                                 0x0008
#define CPU INTERRUPT TGT EXT 1
                                 0x0010
 define CPU INTERRUPT_TGT_EXT_2
                                 0x0040
#define CPU INTERRUPT TGT EXT 3
                                 0x0200
#define CPU INTERRUPT TGT EXT 4
                                 0x1000
```





NUCLEI ECLIC之riscv_cpu_do_interrupt



阅读手册: 5.6

mepc:7.4.20

mstatus:7.4.7

mcause: 7.4.21

mintstatus: 7.4.25

向量模式

5.13

非向量模式



NUCLEI ECLIC之riscv cpu do interrupt

更新寄存器:

```
if(eclic_flag)
{
    mode = (cause >> 12) & 0x1;
    level = (cause >> 13) & 0xFF;
    cause &= 0x3ff;

    cause |= get_field(env->mstatus, MSTATUS_MPP) << 28;
    cause |= get_field(env->mintstatus, MINTSTATUS_MIL) << 16;
    cause |= get_field(env->mstatus, MSTATUS_MPIE) << 27;
    cause = set_field(cause, MCAUSE_MPP, PRV_M);
    cause = set_field(cause, MCAUSE_INTERRUPT, 1);

env->mintstatus = set_field(env->mintstatus, MINTSTATUS_MIL, level);
}
```

mintstatus.MIL mstatus.MIE mstatus.MIE mstatus.MPIE mstatus.MPIE mstatus.MPP msubm.TYP mret退出中断

注意更新MTVEC实现

阅读手册: 7.4.17 7.5.14

更新PC

```
env->pc = riscv_intr_pc(env, async, eclic_flag, cause, mode);
```





SoC\demosoc\Common\Source\GCC\startup_demosoc.S

```
* Intialize ECLIC vector interrupt
* base address mtvt to vector base
la t0, vector_base 中断向量表
csrw CSR_MTVT, t0
 * Set ECLIC non-vector entry to be controlled
* by mtvt2 CSR register.
* Intialize ECLIC non-vector interrupt
* base address mtvt2 to irq entry.
                   中断共享入口表
la t0, irq entry
csrw CSR MTVT2, t0
csrs CSR MTVT2, 0x1
 * Set Exception Entry MTVEC to exc entry
 * Due to settings above, Exception and NMI
* will share common entry.
la t0, exc_entry
csrw CSR MTVEC, t0
/* Set the interrupt processing mode to ECLIC mode */
li t0, 0x3f
csrc CSR MTVEC, t0
csrs CSR MTVEC, 0x3
```

```
vector base:
#if defined(DOWNLOAD MODE) && (DOWNLOAD MODE != DOWNLOAD_MODE_FLASH)
   j start
    .align LOG REGBYTES
                                                     向量模式
#else
   DECLARE INT HANDLER
                           default intexc handler
#endif
   DECLARE INT HANDLER
                            default intexc handler
                            default intexc handler
   DECLARE INT HANDLER
   DECLARE INT HANDLER
                            eclic msip handler
   DECLARE INT HANDLER
                            default intexc handler
                            default intexc handler
   DECLARE INT HANDLER
   DECLARE INT HANDLER
                            default intexc handler
                            eclic mtip handler
   DECLARE INT HANDLER
.global irq entry
.weak irq entry
                                                 非向量模式
irq entry:
   SAVE_CONTEXT
   SAVE CSR CONTEXT
   /* This special CSR read/write operation, which is actually
     * claim the CLIC to find its pending highest ID, if the ID
     * is not 0, then automatically enable the mstatus.MIE, and
     * jump to its vector-entry-label, and update the link register
     */
    csrrw ra, CSR JALMNXTI, ra
   DISABLE MIE
   RESTORE CSR CONTEXT
   RESTORE CONTEXT
    mret
```





application\baremetal\demo_eclic\demo_eclic.c

```
static uint32 t int sw cnt = 0; /* software interrupt counter *
    // save CSR context
    SAVE IRQ CSR CONTEXT();
    SysTimer ClearSWIRQ();
    printf("[IN SOFTWARE INTERRUPT]software interrupt hit %d times\r\
n", int sw cnt++);
    printf("[IN SOFTWARE INTERRUPT]software interrupt end\r\n");
    // restore CSR context
    RESTORE IRQ CSR CONTEXT();
```

```
#define SAVE IRQ CSR CONTEXT()
       rv csr t mcause = RV CSR READ(CSR MCAUSE);
       rv_csr_t __mepc = __RV_CSR_READ(CSR_MEPC);
       rv_csr_t __msubm = __RV_CSR_READ(CSR_MSUBM);
        enable irq();
```

向量模式下的嵌套 阅读手册:5.13.2

主体应用程序 响应中断: 开始中断ID=30的中断服务程序 <保存上下文> <执行服务程序的一部分内容> 发生嵌套: 开始中断ID=31的中断服务程序 <保存上下文> <执行服务程序的一部分内容> 发生嵌套: 开始中断ID=32的中断服务程序 <保存上下文> <执行服务程序的内容> <恢复上下文> 结束中断ID=32的中断服务程序 回到中断ID=31的中断服务程序 <执行服务程序的另一部分内容> <恢复上下文> 结束中断ID=31的中断服务程序 回到中断ID=30的中断服务程序 <执行服务程序的另一部分内容> <恢复上下文> 结束中断ID=30的中断服务程序 回到主体应用程序



SoC\demosoc\Common\Source\GCC\intexc_demosoc.S

```
/**
 * \brief Macro for save necessary CSRs to stack
 * \details
 * This macro store MCAUSE, MEPC, MSUBM to stack.
 */
.macro SAVE_CSR_CONTEXT
    /* Store CSR mcause to stack using pushmcause */
    csrrwi x0, CSR_PUSHMCAUSE, 11
    /* Store CSR mepc to stack using pushmepc */
    csrrwi x0, CSR_PUSHMEPC, 12
    /* Store CSR msub to stack using pushmsub */
    csrrwi x0, CSR_PUSHMSUBM, 13
.endm
.endm
```

CSR JALMNXTI

阅读手册: 7.5.13~

非向量的嵌套和咬尾: 5.13

```
// If define SWIRQ INTLEVEL HIGHER equals 1 the software interrupt
will have a higher interrupt level.
// the software interrupt will run during timer interrupt.
// If define SWIRQ INTLEVEL HIGHER equals 0 the software interrupt
will have a lower interrupt level.
// the software interrupt will run after timer interrupt.
#define SWIRQ INTLEVEL HIGHER 0
// timer interrupt handler
// non-vector mode interrupt
void eclic mtip handler(void)
    static uint32 t int t cnt = 0;
    printf("-----\r\n");
    printf("[IN TIMER INTERRUPT]timer interrupt hit %d times\r\n", in
t t cnt++);
    printf("[IN TIMER INTERRUPT]trigger software interrupt\r\n");
#if SWIRQ INTLEVEL HIGHER == 1
    printf("[IN TIMER INTERRUPT]software interrupt will run during ti
mer interrupt\r\n");
#else
    printf("[IN TIMER INTERRUPT]software interrupt will run when time
r interrupt finished\r\n");
#endif
    // trigger software interrupt
    SysTimer SetSWIRQ();
    // Reload Timer Interrupt
    SysTick Reload(TIMER TICKS);
    printf("[IN TIMER INTERRUPT]timer interrupt end\r\n");
```



SoC\demosoc\Common\Source\GCC\intexc_demosoc.S

```
/**
 * \brief Macro for save necessary CSRs to stack
 * \details
 * This macro store MCAUSE, MEPC, MSUBM to stack.
 */
.macro SAVE_CSR_CONTEXT
    /* Store CSR mcause to stack using pushmcause */
    csrrwi x0, CSR_PUSHMCAUSE, 11
    /* Store CSR mepc to stack using pushmepc */
    csrrwi x0, CSR_PUSHMEPC, 12
    /* Store CSR msub to stack using pushmsub */
    csrrwi x0, CSR_PUSHMSUBM, 13
.endm
```

CSR_JALMNXTI

```
static int rmw pushmcause(CPURISCVState *env, int csrno, target_ulong *ret_value,
                target ulong new value, target ulong write mask)
    uint64 t notify addr = new value * 4 + env->gpr[2];
    cpu physical memory rw(notify addr, &env->mcause, 4, 1);
    return 0:
static int rmw pushmepc(CPURISCVState *env, int csrno, target ulong *ret value,
                target ulong new value, target ulong write mask)
   uint64 t notify addr = new value * 4 + env->gpr[2];
    cpu physical memory rw(notify addr, &env->mepc, 4, 1);
    return 0:
static int rmw jalmnxti(CPURISCVState *env, int csrno, target ulong *ret value,
                target ulong new value, target ulong write mask)
   target ulong addr;
    if (env->irq pending) {
        uint64 t vec addr = (env->mcause & 0x3FF) * 4 + env->mtvt;
        cpu_physical_memory_rw(vec_addr, &addr, 4, 0);
        env->gpr[1] = env->pc + 4;
        env->gpr[5] = env->pc + 4;
        *ret value = addr;
        riscv cpu eclic clean pending(env->eclic, env->mcause & 0x3ff);
        env->mstatus = set field(env->mstatus, MSTATUS MIE, 1);
   } else
        *ret value = env->pc + 4;
    return 0;
```





SoC\demosoc\Common\Source\GCC\intexc_demosoc.S

```
/**
 * \brief Macro for save necessary CSRs to stack
 * \details
 * This macro store MCAUSE, MEPC, MSUBM to stack.
 */
.macro SAVE_CSR_CONTEXT
    /* Store CSR mcause to stack using pushmcause */
    csrrwi x0, CSR_PUSHMCAUSE, 11
    /* Store CSR mepc to stack using pushmepc */
    csrrwi x0, CSR_PUSHMEPC, 12
    /* Store CSR msub to stack using pushmsub */
    csrrwi x0, CSR_PUSHMSUBM, 13
.endm
```

```
static bool trans_csrrw(DisasContext *ctx, arg_csrrw *a)
{
    TCGv source1, csr_store, dest, rs1_pass;
    RISCV_OP_CSR_PRE;
    gen_helper_csrrw(dest, cpu_env, source1, csr_store);
    if(a->csr == CSR_JALMNXTI)
        RISCV_OP_CSR_JAL_POST;
    else
        RISCV_OP_CSR_POST;
    return true;
}
```

```
#define RISCV_OP_CSR_POST do {\
    gen_set_gpr(a->rd, dest); \
    tcg_gen_movi_tl(cpu_pc, ctx->pc_succ_insn); \
    exit_tb(ctx); \
    ctx->base.is_jmp = DISAS_NORETURN; \
    tcg_temp_free(source1); \
    tcg_temp_free(csr_store); \
    tcg_temp_free(dest); \
    tcg_temp_free(rs1_pass); \
} while (0)
#define R

tcg_gen_movi_tl(cpu_pc, ctx->pc_succ_insn); \

tcg_temp_free(csr_store); \

tcg_temp_free(csr_store); \

tcg_temp_free(dest); \

tcg_temp_free(csr_store); \

tcg_temp_free(csr_stor
```

target\riscv\insn_trans\trans_rvi.c.inc

咬尾自跳转


CSR JALMNXTI

```
#define RISCV_OP_CSR_JAL_POST do {\
    tcg_gen_mov_tl(cpu_pc, dest); \
    exit_tb(ctx); \
    ctx->base.is_jmp = DISAS_NORETURN; \
    tcg_temp_free(source1); \
    tcg_temp_free(csr_store); \
    tcg_temp_free(dest); \
    tcg_temp_free(rs1_pass); \
} while (0)
```





NUCLEI ECLIC之mret



参考手册: 5.7

```
target ulong helper mret(CPURISCVState *env,
                     target ulong cpu pc deb)
   target ulong retpc = env->mepc;
   target ulong prev priv = get field(mstatus, MSTATUS MPP);
   mstatus = set field(mstatus, MSTATUS MIE,
                        get field(mstatus, MSTATUS MPIE));
   mstatus = set field(mstatus, MSTATUS_MPIE, 1);
   mstatus = set field(mstatus, MSTATUS MPP, PRV U);
   mstatus = set field(mstatus, MSTATUS MPV, 0);
    env->mstatus = mstatus;
    riscv cpu set mode(env, prev priv);
   if ((env->mtvec & 0b111111) == 0b000011) {
        target ulong mpil = get field(env->mcause, MCAUSE MPIL);
        env->mintstatus = set field(env-
>mintstatus, MINTSTATUS_MIL, mpil);
        gemu mutex lock iothread();
        riscv cpu eclic get next interrupt(env->eclic);
       qemu mutex unlock iothread();
        if (get field(env->mcause, MCAUSE INTERRUPT) == 1) {
            env->mstatus = set field(env->mstatus, MSTATUS MPP,
                        get field(env->mcause, MCAUSE MPP));
    return retpc;
```





NUCLEI ECLIC之使用

nuclei_n_soc_realize函数中

```
RISCVCPU *cpu = RISCV_CPU(qemu_get_cpu(0));
CPURISCVState *env = &cpu->env;
nuclei_eclic_systimer_cb(((RISCVCPU *)cpu)->env.eclic);
timer_del(env->timer);
}
hw\intc\nuclei_systimer.c
```

hw\riscv\nuclei n.c

SYSTIMER中

timecmp对比:将来触发

static void nuclei mtimecmp cb(void *opaque) {

```
uint64_t next_ns = qemu_clock_get_ns(QEMU_CLOCK_
VIRTUAL)+muldiv64(diff, NANOSECONDS_PER_SECOND,
s->timebase_freq);
timer_mod(env->timer, next_ns);
```

hw\intc\nuclei_eclic.c

软件中断:

```
case NUCLEI_SYSTIMER_REG_MSIP:
    s->msip = value;
    if ((s->msip & 0x1) == 1) {
        qemu_set_irq(*(s->soft_irq), 1);
    }else{
        qemu_set_irq(*(s->soft_irq), 0);
    }
}
```





NUCLEI ECLIC之测试

\$qemu-system-riscv32 \
-nographic -machine mcu_200t \
-kernel ./hbird/demo_eclic.elf \
-nodefaults -serial stdio

\$qemu-system-riscv32 \
-nographic -machine mcu_200t \
-kernel ./hbird/demo_eclic2.elf \
-nodefaults -serial stdio

```
Nuclei SDK Build Time: Apr 9 2021, 09:56:38
Download Mode: ILM
CPU Frequency 1182112 Hz
Initialize timer and start timer interrupt periodly
[IN TIMER INTERRUPT]timer interrupt hit 0 times
[IN TIMER INTERRUPT] trigger software interrupt
[IN TIMER INTERRUPT]software interrupt will run when timer interrupt finished
[IN TIMER INTERRUPT]timer interrupt end
   | SOFTWARE INTERRUPT]software interrupt hit 0 times
    SOFTWARE INTERRUPT]software interrupt end
 [IN TIMER INTERRUPT]timer interrupt hit 1 times
[IN TIMER INTERRUPT] trigger software interrupt
[IN TIMER INTERRUPT]software interrupt will run when timer interrupt finished
[IN TIMER INTERRUPT] timer interrupt end
[IN SOFTWARE INTERRUPT] software interrupt hit 1 times
 [IN SOFTWARE INTERRUPT]software interrupt end
[IN TIMER INTERRUPT] timer interrupt hit 2 times
[IN TIMER INTERRUPT] trigger software in ...
[IN TIMER INTERRUPT]software interrupt [IN TIMER INTERRUPT]timer interrupt hit 14 times
[IN TIMER INTERRUPT]timer interrupt en [IN TIMER INTERRUPT]trigger software interrupt
[IN SOFTWARE INTERRUPT]software intern [IN TIMER INTERRUPT]software interrupt will run during timer interrupt
[IN SOFTWARE INTERRUPT]software interru
                                      [IN SOFTWARE INTERRUPT] software interrupt hit 14 times
                                      [IN SOFTWARE INTERRUPT]software interrupt end
                                       [IN TIMER INTERRUPT] timer interrupt end
                                       [IN TIMER INTERRUPT] timer interrupt hit 15 times
                                      [IN TIMER INTERRUPT] trigger software interrupt
                                      [IN TIMER INTERRUPT]software interrupt will run during timer interrupt
                                      [IN SOFTWARE INTERRUPT]software interrupt hit 15 times
                                      [IN SOFTWARE INTERRUPT]software interrupt end
                                       [IN TIMER INTERRUPT]timer interrupt end
                                      [IN TIMER INTERRUPT] timer interrupt hit 16 times
                                      [IN TIMER INTERRUPT] trigger software interrupt
                                      [IN TIMER INTERRUPT] software interrupt will run during timer interrupt
                                      [IN SOFTWARE INTERRUPT] software interrupt hit 16 times
                                      [IN SOFTWARE INTERRUPT] software interrupt end
                                      [IN TIMER INTERRUPT] timer interrupt end
```





下节课内容:

中断虚拟化

- ➤ ECLIC 与 CLIC
- ➤ SYSTIMER 与 CLINT
- ➤ PLIC介绍
- ➤ ECLIC在UART中的使用





谢谢

wangjunqiang@iscas.ac.cn