



从零开始的RISC-V模拟器开发第10讲QEMU篇之HelloWorld

中国科学院软件研究所 PLCT实验室

王俊强 wangjunqiang@iscas.ac.cn 李威威 liweiwei@iscas.ac.cn 吴伟 wuwei2016@iscas.ac.cn





本课内容

HelloWorld基础运行

- ▶ Uart设备初步实现
- ▶ SysTimer设备初步实现





Nuclei 内存模拟之加载运行

测试命令:

```
$qemu-system-riscv32 \
-nographic -M mcu_200t,msel=1 \
-d in_asm \
-kernel ../hbird/ilm/helloworld.elf
```

\$riscv-nuclei-elf-objdump -d helloworld.elf > hellowoeld.asm

```
800000cc <_start>:
800000cc: 30047073 csrci mstatus,8
800000d0: 10000197 auipc gp,0x10000
800000d4: 79018193 addi gp,gp,1936 # 90000860 <__global_pointer$>
800000d8: 10010117 auipc sp,0x10010
800000dc: f2810113 addi sp,sp,-216 # 90010000 <_sp>
800000e0: 20000293 li t0,512
800000e4: 7d02a073 csrs 0x7d0,t0
800000e8: 00000297 auipc t0,0x0
800000ec: f1828293 addi t0,t0,-232 # 80000000 <vector_base>
```

```
QEMU 5.2.90 monitor - type 'help' for more information
 (aemu) -----
Priv: 3; Virt: 0
0x00001000: 00000297
                              auipc
                                              t0,0
                                                              # 0x1000
                              addi
0x00001004: 02028593
                                              a1,t0,32
                                              a0,mhartid,zero
0x00001008: f1402573
                              csrrs
IN:
Priv: 3; Virt: 0
0x0000100c: 0182a283
                              lw
                                              t0,24(t0)
0x00001010: 00028067
                              jr
                                              tΘ
Priv: 3; Virt: 0
0x80000000: 0cc0006f
                                                              # 0x800000cc
IN: start
Priv: 3; Virt: 0
0x800000cc: 30047073
                              csrrci
                                              zero, mstatus, 8
IN: _start
Priv: 3; Virt: 0
0x800000d0: 10000197
                              auipc
                                              gp, 268435456
                                                              # 0x900000d0
                              addi
0x800000d4: 79018193
                                              gp, gp, 1936
                                              sp,268500992
0x800000d8: 10010117
                              auipc
                                                              # 0x900100d8
0x800000dc: f2810113
                              addi
                                              sp,sp,-216
0x800000e0: 20000293
                              addi
                                              t0,zero,512
                                              zero,0x7d0,t0
0x800000e4: 7d02a073
                              csrrs
```





-s-S

(gdb)c (gdb)n

in_asm

unimp

The Way of HelloWorld

- > GDB
- ➤ QEMU -d选项
- ▶源码
- > 反汇编源码
- ▶手册
- ➤ QEMU TCG plugin

-plugin ./build/tests/plugin/libinsn.so -D output -d plugin

log unimplemented functionality

\$qemu-system-riscv32 -nographic -machine mcu_200t,msel=1 \

show target assembly code for each compiled TB

-kernel helloworld.elf -nodefaults -serial stdio \

\$riscv-nuclei-elf-gdb ./ helloworld.elf

(gdb)target remote:1234

Log items (comma separated):





使用GDB

```
$qemu-system-riscv32 -nographic -machine mcu_200t,msel=1 \
-kernel helloworld.elf -nodefaults -serial stdio \
-s -S
$riscv-nuclei-elf-gdb ./ helloworld.elf
(gdb)target remote :1234
(gdb)c
(gdb)n
```

出错流程:

```
For help, type "help".
Type "apropos word" to search for commands related to "word"...
Reading symbols from ./hbird/ilm/helloworld.elf...
(gdb) target remote :1234
Remote debugging using :1234
 x00001000 in ?? ()
(gdb) b start
Breakpoint 1 at 0x800000cc: file ../../../SoC/demosoc/Common/Source/GCC/startup_demosoc.S, lin(qdb) n
(gdb) c
Continuing.
Breakpoint 1, _start () at ../../../SoC/demosoc/Common/Source/GCC/startup_demosoc.S:176
            CSFC CSR MSTATUS, MSTATUS MIE
(gdb) n
            la gp, global pointer$ (/) # (s) # (m) # (m)
181
(gdb) n
183
(gdb) n
start () at / / /SoC/demosoc/Common/Source/GCC/startup_demosoc.S:190
            li to, MMISC CTL NMI CAUSE FFF
(ddb) n
191
            csrs CSR_MMISC_CTL, t0
(adb) n
 x00000000 in ?? ()
Cannot find bounds of current function
```

可能的错误: flen is 0 CPU没有支持FD扩展

```
For help, type "help".

Type "apropos word" to search for commands related to "word"...

Reading symbols from /hbird/ilm/helloworld elf...

(gdb) target remote :1234

Remote debugging using :1234

bfd requires flen 8, but target has flen 0

set_misa(env, ..... | RVF | RVD ......);
```

正确流程:

```
For help, type "help".
Type "apropos word" to search for commands related to "word"...
Reading symbols from ./hbird/ilm/melloworld.elf...
(gdb) target remote :1234
 Remote debugging using :1234
 )x00001000 in ?? ()
(gdb) b _start
Breakpoint 1 at 0x800000cc: file 1/. 4 5/SOC/demosoc/Common/Source/GCC/startup_demosoc.S, line 176.
(qdb) c
Continuing.
Breakpoint 1, _start () at ../../soc/demosoc/Common/Source/GCC/startup demosoc.S:176
            CSCC CSR MSTATUS, MSTATUS MIE
181
            la gp, __global_pointer$
(ddb) n
183
            la sp, sp
(ddb) n
start () at ../../../SoC/demosoc/Common/Source/GCC/startup.demosoc.S:190
            li to, MMISC_CTL_NMI_CAUSE_FFF
190
(gdb) n
191
            CSTS CSR_MMISC_CTL, t0
(qdb) n
197
            la t0, vector base
            csrw CSR MTVT, t0
198
(gdb) n
206
            la t0, irq entry
(gdb) n
207
            csrw CSR_MTVT2, t0
(gdb) n
            csrs CSR_MTVT2, 0x1
```





辅助之源码

startup_demosoc.S

```
start:
   /* ===== Startup Stage 1 ===== */
   csrc CSR MSTATUS, MSTATUS MIE
   csrs CSR MMISC CTL, t0
   csrw CSR MTVT, t0
   csrw CSR MTVT2, t0
   csrs CSR MTVT2, 0x1
   csrw CSR MTVEC, t0
   csrc CSR MTVEC, t0
   csrs CSR MTVEC, 0x3
   csrci CSR MCOUNTINHIBIT, 0x5
   call SystemInit
   call libc init array
   call _premain init
   call main
```

system_demosoc.c

```
#ifndef SYSTEM CLOCK
#define SYSTEM CLOCK
                        (8000000UL)
#endif
void SystemInit(void)
    SystemCoreClock = SYSTEM CLOCK;
void premain init(void)
   /* TODO: Add your own initialization code here, called before main */
   /* ICACHE PRESENT and DCACHE PRESENT are defined in demosoc.h */
#if defined( ICACHE PRESENT) && ICACHE PRESENT == 1
    EnableICache();
#endif
#if defined(__DCACHE_PRESENT) && __DCACHE_PRESENT == 1
    EnableDCache();
#endif
    SystemCoreClock = get cpu freq();
    gpio iof config(GPIO, IOF0 UART0 MASK, IOF SEL 0);
    uart init(SOC DEBUG UART, 115200);
    /* Display banner after UART initialized */
    SystemBannerPrint();
   /* Initialize exception default handlers */
    Exception Init();
    /* ECLIC initialization, mainly MTH and NLBIT */
    ECLIC_Init();
```





辅助之源码

system_demosoc.c

```
(0x10000000UL)
#define DEMOSOC PERIPH BASE
#define UARTO BASE
                             (DEMOSOC PERIPH BASE + 0x13000)
#define UARTO
                               ((UART TypeDef *) UARTO BASE)
#define SOC DEBUG UART
                           UART0
typedef struct {
    IOM uint32 t TXFIFO;
    IOM uint32 t RXFIFO;
    IOM uint32 t TXCTRL;
    IOM uint32 t RXCTRL;
    IOM uint32 t IE;
    IOM uint32 t IP;
    IOM uint32 t DIV;
} UART TypeDef;
int32 t uart init(UART TypeDef* uart, uint32 t baudrate)
   if ( RARELY(uart == NULL)) {
       return -1;
   uart->DIV = SystemCoreClock / baudrate - 1;
   uart->TXCTRL |= UART TXEN;
   uart->RXCTRL |= UART RXEN;
   return 0;
```

```
uint32 t measure cpu freq(uint32 t n)
    uint32 t start mcycle, delta mcycle;
    uint32 t start mtime, delta mtime;
    uint32 t mtime freq = get timer freq();
    // Don't start measuruing until we see an mtime tick
    uint32 t tmp = (uint32 t)SysTimer GetLoadValue();
        start mtime = (uint32 t)SysTimer GetLoadValue();
        start mcycle = RV CSR READ(CSR MCYCLE);
    } while (start mtime == tmp);
    do {
        delta_mtime = (uint32_t)SysTimer_GetLoadValue() - start mtime;
        delta mcycle = RV CSR READ(CSR MCYCLE) - start mcycle;
    } while (delta mtime < n);</pre>
    return (delta mcycle / delta mtime) * mtime freq
           + ((delta mcycle % delta mtime) * mtime freq) / delta mtime;
uint32 t get cpu freq()
    uint32 t cpu freq;
    // warm up
    measure cpu freq(1);
    // measure for real
    cpu freq = measure cpu freq(100);
    return cpu freq;
```



辅助之源码

nuclei-sdk\application\baremetal\helloworld\main.c

```
int main(void)
{
    srand(__get_rv_cycle() | __get_rv_instret() | __RV_CSR_READ(CSR_MCYCLE));
    uint32_t rval = rand();
    rv_csr_t misa = __RV_CSR_READ(CSR_MISA);

    printf("MISA: 0x%lx\r\n", misa);
    print_misa();

    for (int i = 0; i < 20; i ++) {
        printf("%d: Hello World From Nuclei RISC-V Processor!\r\n", i);
    }

    return 0;
}</pre>
```





CSR实现

target\riscv\cpu_bits.h

```
#define CSR_MMISC_CTL 0x07d0 MRW
#define CSR_MTVT 0x307 MRW
#define CSR_MTVT2 0x07ec MRW
/* Update to #define CSR_MCOUNTINHIBIT 0x320 for 1.11.0 */
#define CSR_MUCOUNTEREN 0x320 MRW
```

MMISC_CTL

N级别处理器内核 自定义 mmisc_ctl寄存器用于控制 NMI Misaligned Access和 BPU的相关功能。

MTVT

寄存器用于保存 ECLIC中断向量表的基地址,此基地址至少为 64byte对齐。

MTVT2

用于指定 ECLIC非向量模式的中断 common code入口地址。

MCOUNTINHIBIT(MUCOUNTEREN)

寄存器用于控制 mcycle和 minstret的计数

mtime

来自: Nuclei_N级别指令架构手册.pdf





CSR实现

表 7-20 mtvt2 寄存器各控制位

域	位	描述	
CMMON-COD E-ENTRY	31:2	在 mtvt2.MTVT2EN=1 时,此域决定 ECLIC 非向量模式中断 common-code 入口地址。	
Reserved	1	未使用的域为常数 o	
MTVT2EN	0	mtvt2 使能位: ■ o: ECLIC 非向量模式中断 common-code 入口地址由 mtvec 决定 ■ 1: ECLIC 非向量模式中断 common-code 入口地址由 mtvt2.COMMON-CODE-ENTRY 决定	

表 7-12 mcountinhibit 寄存器各控制位

域	位	描述
Reserved	31:3	未使用的域为常数 o
IR	2	IR 为 1 时 minstret 的计数被关闭
Reserved	1	未使用的域为常数 o
CY	0	CY 为1时 mcycle 的计数被关闭

表 7-18 mmisc_ctl 寄存器各控制位

域	位	描述
Reserved	31:10	未使用的域为常数 o
NMI_CAUSE_ FFF	9	控制 mnvec 及 NMI 的 mcause.EXCCODE: ■ 0: mnvec 的值等于处理器 reset 后的 PC, NMI 的 mcause.EXCCODE 为 ox1,此为默认值。 ■ 1: mnvec 的值与 mtvec 一致,NMI 的 mcause.EXCCODE 为 oxfff
Reserved	8:7	未使用的域为常数 o
MISALIGN	6	控制内核是否支持 Misaligned Access 功能:

MISALIGN	6	控制内核是否支持 Misaligned Access 功能:
		■ o: Misaligned Access 功能关闭,Misaligned Access 操作会产生异常
		■ 1: Misaligned Access 功能开启, 此为默认值
		注意:此域只有配置了非对齐数据访问功能才有效,否则为常数 o
Reserved	5:4	未使用的域为常数 o
BPU	3	控制分支预测器是否开启:
		■ o: 分支预测器关闭
		■ 1: 分支预测器开启,此为默认值
		注意: 此域只有配置了分支预测器才有效, 否则为常数 o
Reserved	2:0	未使用的域为常数 o

来自: Nuclei_N级别指令架构手册.pdf



CSR实现

target\riscv\cpu.h

```
typedef struct {
    const char *name;
    riscv_csr_predicate_fn predicate;
    riscv_csr_read_fn read;
    riscv_csr_write_fn write;
    riscv_csr_op_fn op;
} riscv_csr_operations;
```

target\riscv\csr.c

target\riscv\cpu.h

```
struct CPURISCVState {
    target_ulong gpr[32];
    uint64_t fpr[32];
.....

    target_ulong mmisc_ctl;
    target_ulong mtvt;
    target_ulong mtvt2;
.....
}
```

```
static int read_mmisc_ctl(CPURISCVState *env, int csrno, target_ulong *val)
{
    *val = env->mmisc_ctl;
    return 0;
}

static int write_mmisc_ctl(CPURISCVState *env, int csrno, target_ulong val)
{
    env->mmisc_ctl = val;
    return 0;
}
.....
```

CSR_* 宏定义

CPU CSR变量定义

csr_ops数组更新

RWO函数实现



TIMER简介

计时器单元(Timer Unit TIMER),在 N级别处理器内核中主要用于产生计时器中断(Timer Interrupt)和软件中断 Software Interrupt)。

来自: Nuclei_N级别指令架构手册.pdf 6.1

#	6 1	TIMED	寄存器的存储器映射地址
₹	n-1	LIMITK	奇仔器的仔储器映射咖啡

模块内偏移地址	读写属性	寄存器名称	复位默认值	功能描述
oxo	可读可写	mtime_lo	0x0000000	反映计时器 mtime 的低 32 位值,参见第 6.1.3
				节了解其详细介绍。
OX4	可读可写	mtime_hi	0x00000000	反映计时器 mtime 的高 32 位值,参见第 6.1.3
				节了解其详细介绍。
ox8	可读可写	mtimecmp_lo	oxFFFFFFF	配置计时器的比较值 mtimecmp 低 32 位,参
				见第 6.1.5 节了解其详细介绍。
oxC	可读可写	mtimecmp_hi	oxFFFFFFF	配置计时器的比较值 mtimecmp 高 32 位,参
				见第 6.1.5 节了解其详细介绍。
oxFFo	可读可写	msftrst	0x00000000	生成软件复位请求,参见第6.1.7节了解其详
				细介绍。
oxFF8	可读可写	mtimectl	0x00000000	控制计时器计数,参见第6.1.4 节了解其详细
				介绍。
oxFFC	可读可写	msip	0x00000000	生成软件中断,参见第 6.1.6 节了解其详细介
				绍。

注意:

- TIMER 的寄存器只支持操作尺寸(Size)为 word 的对齐读写访问。
- TIMER 的寄存器区间为 oxo ~ oxFFF,除了上表中列出的寄存器之外的其他地址内的值为常数 o。

include\hw\intc\nuclei_systimer.h

```
typedef struct NucLeiSYSTIMERState
{
    /*< private >*/
    SysBusDevice parent_obj;

    /*< public >*/
    MemoryRegion mmio;

    uint32_t mtime_lo;
    uint32_t mtime_hi;
    uint32_t mtimecmp_lo;
    uint32_t mtimecmp_hi;
    uint32_t msftrst;
    uint32_t mtimectl;
    uint32_t msip;
} NucLeiSYSTIMERState;
```





helloworld运行需求

```
uint32 t measure cpu freq(uint32 t n)
   uint32 t start mcycle, delta mcycle;
   uint32 t start mtime, delta mtime;
   uint32 t mtime freq = get timer freq();
   // Don't start measuruing until we see an mtime tick
   uint32 t tmp = (uint32 t)SysTimer GetLoadValue();
   do {
        start mtime = (uint32 t)SysTimer GetLoadValue();
        start mcycle = __RV_CSR_READ(CSR_MCYCLE);
   } while (start mtime == tmp);
   do {
        delta mtime = (uint32 t)SysTimer GetLoadValue() - start mtime;
        delta_mcycle = __RV_CSR_READ(CSR_MCYCLE) - start_mcycle;
   } while (delta mtime < n);</pre>
   return (delta mcycle / delta mtime) * mtime freq
           + ((delta mcycle % delta mtime) * mtime freq) / delta mtime;
```

```
get_cpu_freq(1);
get_cpu_freq(100);
```

```
#define RTC_FREQ 32768
// The TIMER frequency is just the RTC frequency
#define SOC_TIMER_FREQ RTC_FREQ
static uint32_t get_timer_freq()
{
    return SOC_TIMER_FREQ;
}
```

mcycle:周期计数器的低32位(Lower 32 bits of Cycle counter)

- SysTimer_GetLoadValue 正常更新数据
- mcycle 运行正常
- cpu_freq 计算正确





QOM静态注册:

```
static void nuclei timer class init(ObjectClass *klass, void *da
    dc->realize = nuclei timer realize;
    dc->reset = nuclei timer reset;
    device class set props(dc, nuclei systimer properties);
static const TypeInfo nuclei timer info = {
    .name = TYPE NUCLEI SYSTIMER,
    .parent = TYPE SYS BUS DEVICE,
    .instance size = sizeof(NucLeiSYSTIMERState),
    .instance init = nuclei timer instance init,
    .class init = nuclei timer class init,
};
static void nuclei timer register types(void)
    type_register_static(&nuclei_timer_info);
type init(nuclei timer register types);
```

include\exec\memory.h



- SysTimer_GetLoadValue 正常更新数据
- cpu_freq 计算正确
- mcycle 运行正常√

CSR mcycle读取:

```
static uint64 t nuclei timer read(void *opaque, hwaddr offset,unsigned size)
    switch (offset) {
    case NUCLEI SYSTIMER REG MTIMELO:
       value = cpu riscv read rtc(s->timebase freq);
       s->mtime lo = value & 0xffffffff;
       s->mtime hi = (value >> 32) & 0xffffffff;
       value = s->mtime lo;
       break:
    case NUCLEI SYSTIMER REG MTIMEHI:
                                                   #define NUCLEI SYSTIMER REG MTIMELO 0x0000
       value = s->mtime hi;
                                                   #define NUCLEI SYSTIMER REG MTIMEHI 0x0004
       break:
    return value;
static void nuclei timer write(void *opaque, hwaddr offset, uint64 t value, unsigned size)
    switch (offset) {
    case NUCLEI SYSTIMER REG MTIMELO:
       s->mtime lo = value;
       env->timer->expire time |= (value &0xFFFFFFFF);
       break;
    case NUCLEI SYSTIMER REG MTIMEHI:
       s->mtime hi = value;
       env->timer->expire time |= ((value << 32)&0xFFFFFFFF);
        break;
```



/* compute with 96 bit intermediate result: (a*b)/c */
static inline uint64_t muldiv64(uint64_t a, uint32_t b, uint32_t c)

hw\intc\nuclei_systimer.c

QEMU_CLOCK_REALTIME: Real time clock QEMU_CLOCK_VIRTUAL: virtual clock QEMU_CLOCK_HOST: host clock

QEMU_CLOCK_VIRTUAL_RT: realtime clock used for icount warp

util\qemu-timer.c

```
int64_t qemu_clock_get_ns(QEMUClockType type)
{
    switch (type) {
        case QEMU_CLOCK_REALTIME:
            return get_clock();
        default:
        case QEMU_CLOCK_VIRTUAL:
            return cpus_get_virtual_clock();
        case QEMU_CLOCK_HOST:
            return REPLAY_CLOCK(REPLAY_CLOCK_HOST, get_clock_realtime());
        case QEMU_CLOCK_VIRTUAL_RT:
            return REPLAY_CLOCK(REPLAY_CLOCK_VIRTUAL_RT, cpu_get_clock());
     }
}
```



Machine中添加使用:

include\hw\riscv\nuclei n.h

```
typedef struct NucLeiNSoCState {
    /*< private >*/
    DeviceState parent_obj;

    /*< public >*/
    RISCVHartArrayState cpus;

    NucLeiSYSTIMERState timer;
    .....
} NucLeiNSoCState;
```

```
static Property nuclei_systimer_properties[] = {
    DEFINE_PROP_UINT32("aperture-size", NucleiSYSTIMERState, aperture_size, 0x1000),
    DEFINE_PROP_UINT32("timebase-freq", NucleiSYSTIMERState, timebase_freq, NUCLEI_NUCLEI_TIMEBASE_FREQ),
    DEFINE_PROP_END_OF_LIST(),
};
```



UART Overview

来自: https://static.dev.sifive.com/SiFive-E300-platform-reference-manual-v1.0.1.pdf

The UART peripheral supports the following features:

- 8-N-1 and 8-N-2 formats: 8 data bits, no parity bit, 1 start bit, 1 or 2 stop bits
- 8-entry transmit and receive FIFO buffers with programmable watermark interrupts
- 16× Rx oversampling with 2/3 majority voting per bit

Address	Name	Description
0x000	txdata	Transmit data register
0x004	rxdata	Receive data register
800x0	txctrl	Transmit control register
0x00C	rxctrl	Receive control register
0x010	ie	UART interrupt enable
0x014	ip	UART Interrupt pending
0x018	div	Baud rate divisor

Table 12.1: Register offsets within UART memory map.

```
typedef struct NucLeiUARTState
    /*< private >*/
    SysBusDevice parent obj;
    /*< public >*/
    MemoryRegion mmio;
    CharBackend chr;
    uint8 t rx fifo[8];
    unsigned int rx fifo len;
    uint32_t txdata;
    uint32 t rxdata;
    uint32 t txctrl;
   uint32 t rxctrl;
   uint32 t ie;
   uint32 t ip;
    uint32 t div;
 NucLeiUARTState:
```





QOM静态注册:

hw\char\nuclei_uart.c

```
static Property nuclei uart properties[] = {
    DEFINE PROP CHR("chardev", NucLeiUARTState, chr),
    DEFINE PROP END OF LIST(),
};
static void nuclei uart class init(ObjectClass *klass, void *data)
    dc->realize = nuclei uart realize;
    device class set props(dc, nuclei uart properties);
static const TypeInfo nuclei uart info = {
    .name = TYPE NUCLEI UART,
    .parent = TYPE SYS BUS DEVICE,
    .instance size = sizeof(NucLeiUARTState),
    .instance init = nuclei uart instance init,
    .class init = nuclei uart class init,
};
static void nuclei uart register types(void)
    type register static(&nuclei uart info);
type init(nuclei uart register types);
```

chardev\char-fe.c





Machine中添加使用:

include\hw\riscv\nuclei n.h

```
typedef struct NucLeiNSoCState {
    /*< private >*/
    DeviceState parent_obj;

    /*< public >*/
    RISCVHartArrayState cpus;

    NucLeiUARTState uart0;
    NucLeiUARTState uart1;
    ......
} NucLeiNSoCState;
```

```
static void nuclei_n_soc_instance_init(Object *obj)
   object initialize child(obj, "uart0", &s->uart0,
                            TYPE NUCLEI UART);
   object initialize child(obj, "uart1", &s->uart1,
                            TYPE NUCLEI UART);
static void nuclei n soc realize(DeviceState *dev, Error **errp)
   /* UART 0~1 */
   qdev prop set chr(DEVICE(&s->uart0), "chardev", serial hd(0));
   if (!sysbus realize(SYS BUS DEVICE(&s->uart0), errp)) {
       return;
   sysbus mmio map(SYS BUS DEVICE(&s->uart0), 0,
                   memmap[NUCLEI N UART0].base);
```

```
Chardev *serial_hd(int i)
{
    assert(i >= 0);
    if (i < num_serial_hds) {
        return serial_hds[i];
    }
    return NULL;
}</pre>
```





\$qemu-system-riscv32 \

- -nographic -machine mcu_200t,msel=1 \
- -kernel ./hbird/ilm/helloworld.elf \
- -nodefaults -serial stdio \
- -d unimp

qemu-options.hx

```
DEF("nodefaults", 0, QEMU_OPTION_nodefaults, \
    "-nodefaults don't create default devices\n", QEMU_ARCH_ALL)
SRST
``-nodefaults``
    Don't create default devices. Normally, QEMU sets the default devices like serial port, parallel port, virtual console, monitor device, VGA adapter, floppy and CD-ROM drive and others. The ``-nodefaults`` option will disable all those default devices.
ERST
```

```
DEF("serial", HAS_ARG, QEMU_OPTION_serial, \
    "-serial dev redirect the serial port to char device 'dev'\n",
    QEMU_ARCH_ALL)
SRST
``-serial dev``
    Redirect the virtual serial port to host character device dev. The default device is ``vc`` in graphical mode and ``stdio`` in non graphical mode.

``stdio``
    [Unix only] standard input/output
```

```
case QEMU OPTION serial:
    add device config(DEV SERIAL, optarg);
    default serial = 0;
    if (strncmp(optarg, "mon:", 4) == 0) {
        default monitor = 0;
break:
foreach device config(DEV SERIAL, serial parse)
static int serial parse(const char *devname)
    serial hds = g renew(Chardev *, serial hds, index + 1);
    serial hds[index] = qemu chr new mux mon(label, devname, NULL);
   return 0:
                           qemu_chr_parse_compat
qemu_chr_new_noreplay
                           qemu chr new from opts
if (.....
    strcmp(filename, "stdio") == 0) {
    qemu opt set(opts, "backend", filename, &error abort);
    return opts;
                        CHARDEV BACKEND KIND STDIO
```

#define TYPE CHARDEV STDIO "chardev-stdio"





```
#define TYPE_CHARDEV "chardev"
OBJECT_DECLARE_TYPE(Chardev, ChardevClass, CHARDEV)

#define TYPE_CHARDEV_NULL "chardev-null"
#define TYPE_CHARDEV_MUX "chardev-mux"
#define TYPE_CHARDEV_RINGBUF "chardev-ringbuf"
#define TYPE_CHARDEV_PTY "chardev-pty"
#define TYPE_CHARDEV_CONSOLE "chardev-console"
#define TYPE_CHARDEV_STDIO "chardev-stdio"
#define TYPE_CHARDEV_PIPE "chardev-pipe"
#define TYPE_CHARDEV_MEMORY "chardev-memory"
#define TYPE_CHARDEV_PARALLEL "chardev-parallel"
#define TYPE_CHARDEV_FILE "chardev-file"
#define TYPE_CHARDEV_SERIAL "chardev-serial"
#define TYPE_CHARDEV_SOCKET "chardev-socket"
#define TYPE_CHARDEV_UDP "chardev-udp"
```

include\chardev\char-fe.h

```
struct CharBackend {
    Chardev *chr;
    IOEventHandler *chr_event;
    IOCanReadHandler *chr_can_read;
    IOReadHandler *chr_read;
    BackendChangeHandler *chr_be_change;
    void *opaque;
    int tag;
    int fe_open;
};
```

include\chardev\char.h

```
struct Chardev {
    Object parent_obj;

    QemuMutex chr_write_lock;
    CharBackend *be;
    char *label;
    char *filename;
    int logfd;
    int be_open;
    GSource *gsource;
    GMainContext *gcontext;
    DECLARE_BITMAP(features, QEMU_CHAR_FEATURE_LAST);
};
```

QOM注册

```
static const TypeInfo char_type_info = {
    .name = TYPE_CHARDEV,
    .parent = TYPE_OBJECT,
    .instance_size = sizeof(Chardev),
    .instance_init = char_init,
    .instance_finalize = char_finalize,
    .abstract = true,
    .class_size = sizeof(ChardevClass),
    .class_init = char_class_init,
};
```





QOM注册:

Uart(初步)实现

```
#define TYPE_CHARDEV "chardev"
OBJECT_DECLARE_TYPE(Chardev, ChardevClass, CHARDEV)

#define TYPE_CHARDEV_NULL "chardev-null"
#define TYPE_CHARDEV_MUX "chardev-mux"
#define TYPE_CHARDEV_RINGBUF "chardev-ringbuf"
#define TYPE_CHARDEV_PTY "chardev-pty"
#define TYPE_CHARDEV_CONSOLE "chardev-console"
#define TYPE_CHARDEV_STDIO "chardev-stdio"
#define TYPE_CHARDEV_PIPE "chardev-pipe"
#define TYPE_CHARDEV_MEMORY "chardev-memory"
#define TYPE_CHARDEV_PARALLEL "chardev-parallel"
#define TYPE_CHARDEV_FILE "chardev-file"
#define TYPE_CHARDEV_SERIAL "chardev-serial"
#define TYPE_CHARDEV_SOCKET "chardev-socket"
#define TYPE_CHARDEV_UDP "chardev-udp"
```

```
struct FDChardev {
    Chardev parent;

    QIOChannel *ioc_in, *ioc_out;
    int max_size;
};
```

```
include\chardev\char.h
```

```
struct Chardev {
   Object parent_obj;

   QemuMutex chr_write_lock;
   CharBackend *be;
   char *label;
   char *filename;
   int logfd;
   int be_open;
   GSource *gsource;
   GMainContext *gcontext;
   DECLARE_BITMAP(features, QEMU_CHAR_FEATURE_LAST);
.instance_size = s.
.instance_init = c.
.instance_finalize.
.instance_finalize.
.instance_size = s.
.instance_size = s.
.instance_init = c.
.instance_size = s.
.instance_init = c.
```

```
static const TypeInfo char_type_info = {
    .name = TYPE_CHARDEV,
    .parent = TYPE_OBJECT,
    .instance_size = sizeof(Chardev),
    .instance_init = char_init,
    .instance_finalize = char_finalize,
    .abstract = true,
    .class_size = sizeof(ChardevClass),
    .class_init = char_class_init,
};
```

```
static const TypeInfo char_stdio_type_info = {
    .name = TYPE_CHARDEV_STDIO,
    #ifdef _WIN32
    .parent = TYPE_CHARDEV_WIN_STDIO,
    #else
    .parent = TYPE_CHARDEV_FD,
    #endif
    .instance_finalize = char_stdio_finalize,
    .class_init = char_stdio_class_init,
};
```

TYPE OBJECT

TYPE_CHARDEV

TYPE_CHARDEV_FD

};

TYPE_CHARDEV_STDIO





include\chardev\char.h

```
struct ChardevClass {
    ObjectClass parent class;
    bool internal; /* TODO: eventually use TYPE USER CREATABLE */
    void (*parse)(QemuOpts *opts, ChardevBackend *backend, Error **errp);
    void (*open)(Chardev *chr, ChardevBackend *backend,
                 bool *be opened, Error **errp);
    int (*chr_write)(Chardev *s, const uint8_t *buf, int len);
    int (*chr sync read)(Chardev *s, const uint8 t *buf, int len);
    GSource *(*chr add watch)(Chardev *s, GIOCondition cond);
    void (*chr update read handler)(Chardev *s);
    int (*chr ioctl)(Chardev *s, int cmd, void *arg);
    int (*get msgfds)(Chardev *s, int* fds, int num);
    int (*set msgfds)(Chardev *s, int *fds, int num);
    int (*chr add client)(Chardev *chr, int fd);
    int (*chr wait connected)(Chardev *chr, Error **errp);
    void (*chr disconnect)(Chardev *chr);
    void (*chr accept input)(Chardev *chr);
                                                           static void char fd class init(ObjectClass *oc, void *data)
    void (*chr set echo)(Chardev *chr, bool echo);
    void (*chr set fe open)(Chardev *chr, int fe open);
    void (*chr be event)(Chardev *s, QEMUChrEvent event);
    void (*chr options parsed)(Chardev *chr);
};
```

FE封装接口:

ChardevClass *cc = CHARDEV CLASS(oc);

cc->chr add watch = fd chr add watch;

cc->chr update read handler = fd chr update read handler;

cc->chr write = fd chr write;

```
qemu_chr_fe_set_handlers
qemu_chr_fe_set_handlers_full
qemu_chr_fe_write
qemu chr fe accept input
qemu_chr_fe_ioctl
```

chardev\char-stdio.c

```
static void char stdio class init(ObjectClass *oc,
                      void *data)
    ChardevClass *cc = CHARDEV CLASS(oc);
    cc->parse = qemu chr parse stdio;
#ifndef WIN32
    cc->open = qemu chr open stdio;
    cc->chr set echo = gemu chr set echo stdio;
#endif
```

chardev\char-fd.c



write函数实现:

```
static void
uart write(void *opaque, hwaddr offset,
           uint64 t value, unsigned int size)
    unsigned char ch = value;
    switch (offset)
    case NUCLEI_UART_REG_TXDATA:
        qemu chr fe write(&s->chr, &ch, 1);
        //update irq(s);
        break;
        break:
    default:
        break:
```

read函数实现:

hw\char\nuclei_uart.c

```
static uint64 t
uart read(void *opaque, hwaddr offset, unsigned int size)
    switch (offset)
    case NUCLEI_UART_REG_TXDATA:
        return 0:
    case NUCLEI UART REG RXDATA:
        if (s->rx fifo len)
            fifo val = s->rx fifo[0];
            memmove(s->rx fifo, s->rx fifo + 1, s->rx fifo len - 1);
            s->rx fifo len--;
            qemu chr fe accept input(&s->chr);
            //update_irq(s);
            return fifo_val;
        return 0x80000000;
    return value;
```

真正的读函数:

```
static int uart_can_rx(void *opaque)
{
    .....
    return s->rx_fifo_len < sizeof(s->rx_fifo);
}
```

```
static void uart_rx(void *opaque, const uint8_t *buf, int size)
{
    NucLeiUARTState *s = opaque;
    .....
    s->rx_fifo[s->rx_fifo_len++] = *buf;
    //update_irq(s);
}
```





运行测试

\$qemu-system-riscv32 \

- -nographic -machine mcu_200t,msel=1 \
- -kernel ./hbird/ilm/helloworld.elf \
- -nodefaults -serial stdio \
- -d unimp

```
CSR MTVEC: reserved mode not supported
riscv.nuclei.n.gpio: unimplemented device read (size 4, offset 0x03c)
riscv.nuclei.n.gpio: unimplemented device write (size 4, offset 0x03c, value 0x00000000)
riscv.nuclei.n.gpio: unimplemented device read (size 4, offset 0x038)
riscv.nuclei.n.gpio: unimplemented device write (size 4, offset 0x038, value 0x00030000)
Nuclei SDK Build Time: Apr 25 2021, 14:34:55
Download Mode: ILM
CPU Frequency 11855756 Hz
riscv.nuclei.n.eclic: unimplemented device write (size 1, offset 0x000b, value 0x00)
riscv.nuclei.n.eclic: unimplemented device read (size 4, offset 0x0004)
riscv.nuclei.n.eclic: unimplemented device read (size 1, offset 0x0000)
riscv.nuclei.n.eclic: unimplemented device write (size 1, offset 0x0000, value 0x00)
riscv.nuclei.n.eclic: unimplemented device read (size 1, offset 0x0000)
riscv.nuclei.n.eclic: unimplemented device write (size 1, offset 0x0000, value 0x00)
MISA: 0x4010112d
MISA: RV32IMACFDU session is active.
0: Hello World From Nuclei RISC-V Processor!
1: Hello World From Nuclei RISC-V Processor!
2: Hello World From Nuclei RISC-V Processor!
3: Hello World From Nuclei RISC-V Processor!
4: Hello World From Nuclei RISC-V Processor!
5: Hello World From Nuclei RISC-V Processor!
6: Hello World From Nuclei RISC-V Processor!
7: Hello World From Nuclei RISC-V Processor!
8: Hello World From Nuclei RISC-V Processor!
9: Hello World From Nuclei RISC-V Processor!
10: Hello World From Nuclei RISC-V Processor!
11: Hello World From Nuclei RISC-V Processor!
12: Hello World From Nuclei RISC-V Processor!
13: Hello World From Nuclei RISC-V Processor!
14: Hello World From Nuclei RISC-V Processor!
15: Hello World From Nuclei RISC-V Processor!
16: Hello World From Nuclei RISC-V Processor!
17: Hello World From Nuclei RISC-V Processor!
18: Hello World From Nuclei RISC-V Processor!
19: Hello World From Nuclei RISC-V Processor!
```





下节课内容:

中断虚拟化

- ➤ QEMU RISCV IRQ中断介绍
- ➤ Timer与Clint
- ➤ Eclic与Clic

外设虚拟化

- ▶ Nuclei Eclic设备实现
- ▶ Nuclei Timer设备与中断
- ▶ Nuclei Uart设备与中断





谢谢

wangjunqiang@iscas.ac.cn