



从零开始的RISC-V模拟器开发 第13讲 QEMU篇之总线虚拟化

中国科学院软件研究所 PLCT实验室

王俊强 wangjunqiang@iscas.ac.cn 李威威 liweiwei@iscas.ac.cn 吴伟 wuwei2016@iscas.ac.cn





本课内容

总线虚拟化

- ➤ QEMU总线是什么
- ➤ IIC总线介绍
- ➤ SPI总线介绍





总线虚拟化

进入monitor模式:

\$qemu-system-riscv32 \
-bios none \
-pagraphic machine virt

-nographic -machine virt \

-nodefaults \

-monitor stdio

```
(gemu) info gom-tree
/machine (virt-machine)
 /unattached (container)
  /device[0] (riscv.sifive.clint)
   /riscv.sifive.clint[0] (memory-region)
  /device[11] (gpex-pcihost)
   /gpex ioport[0] (memory-region)
   /gpex ioport window[0] (memory-region)
   /gpex_mmio[0] (memory-region)
   /gpex_mmio_window[0] (memory-region)
   /gpex_root (gpex-root)
    /bus master container[0] (memory-region)
    /bus master[0] (memory-region)
   /pcie-ecam[0] (memory-region)
   /pcie-mmcfg-mmio[0] (memory-region)
   /pcie-mmio-high[0] (memory-region)
   /pcie-mmio[0] (memory-region)
   /pcie.0 (PCIE)
 /device[1] (riscv.sifive.plic)
   /riscv.sifive.plic[0] (memory-region)
   /unnamed-gpio-in[0] (irq)
   /unnamed-gpio-in[100] (irq)
  /io[0] (memory-region)
  /riscv_virt_board.mrom[0] (memory-region)
  /riscv_virt_board.ram[0] (memory-region)
  /sysbus (System)
  /system[0] (memory-region)
```

```
(gemu) info gtree
bus: main-system-bus
type System
 dev: cfi.pflash01, id ""
 dev: cfi.pflash01, id ""
 dev: gpex-pcihost, id ""
  gpio-out "sysbus-irg" 4
  allow-unmapped-accesses = true
  x-config-reg-migration-enabled = true
  bypass-iommu = false
  mmio fffffffffff/000000020000000
  mmio 000000003000000/0000000000010000
  bus: pcie.0
   type PCIE
   dev: gpex-root, id ""
    addr = 00.0
    class Host bridge, addr 00:00.0, pci id 1b36:0008 (sub 1af4:1100)
 dev: virtio-mmio, id "'
  gpio-out "sysbus-irg" 1
  format transport address = true
  force-legacy = true
  ioeventfd = false
  mmio 000000010008000/0000000000000200
  bus: virtio-mmio-bus.7
   type virtio-mmio-bus
```



include\hw\pci-host\gpex.h

总线虚拟化

进入monitor模式:

\$qemu-system-riscv32 \
-bios none \
-nographic -machine virt \
-nodefaults \
-monitor stdio

```
(qemu) info qtree
bus: main-system-bus
type System
```

根bus:

main_system_bus

hw\core\sysbus.c

```
static BusState
    *main_system_bus;
```

```
(gemu) info gom-tree
/machine (virt-machine)
 /unattached (container)
  /device[0] (riscv.sifive.clint)
   /riscv.sifive.clint[0] (memory-region)
  /device[11] (gpex-pcihost)
   /gpex ioport[0] (memory-region)
   /gpex ioport window[0] (memory-region)
   /gpex_mmio[0] (memory-region)
   /gpex_mmio_window[0] (memory-region)
   /gpex_root (gpex-root)
    /bus master container[0] (memory-region)
    /bus master[0] (memory-region)
   /pcie-ecam[0] (memory-region)
   /pcie-mmcfg-mmio[0] (memory-region)
   /pcie-mmio-high[0] (memory-region)
   /pcie-mmio[0] (memory-region)
   /pcie.0 (PCIE)
 /device[1] (riscv.sifive.plic)
   /riscv.sifive.plic[0] (memory-region)
   /unnamed-gpio-in[0] (irq)
   /unnamed-gpio-in[100] (irq)
  /io[0] (memory-region)
  /riscv_virt_board.mrom[0] (memory-region)
  /riscv_virt_board.ram[0] (memory-region)
  /sysbus (System)
  /system[0] (memory-region)
```

```
#define TYPE_GPEX_HOST "gpex-pcihost"
OBJECT_DECLARE_SIMPLE_TYPE(GPEXHost, GPEX_HOST)
struct GPEXHost {
    /*< private >*/
    PCIExpressHost parent_obj;
    /*< public >*/
    GPEXRootState gpex_root;
    ......
};
```

include\hw\pci\pcie_host.h

```
#define TYPE_PCIE_HOST_BRIDGE "pcie-host-bridge"
OBJECT_DECLARE_SIMPLE_TYPE(PCIExpressHost, PCIE_HOST_BRIDGE)
struct PCIExpressHost {
    PCIHostState pci;
};
```

include\hw\pci\pci_host.h

```
struct PCIHostState {
    SysBusDevice busdev;
    .....
    PCIBus *bus;

QLIST_ENTRY(PCIHostState) next;
};
```

```
pci_root_bus_new

PCI_BUS(qbus_create(.....))

BUS(object_new(typename))
```

```
qdev_new
DEVICE(object_new(name))
```





总线虚拟化

进入monitor模式:

-monitor stdio

\$qemu-system-riscv32 \
-bios none \
-nographic -machine virt \
-nodefaults \

(qemu) info qtree bus: main-system-bus type System

根bus:

main_system_bus

hw\core\sysbus.c

static BusState
 *main_system_bus;

```
(gemu) info gom-tree
/machine (virt-machine)
 /unattached (container)
  /device[0] (riscv.sifive.clint)
   /riscv.sifive.clint[0] (memory-region)
  /device[11] (gpex-pcihost)
   /gpex ioport[0] (memory-region)
   /gpex ioport window[0] (memory-region)
   /gpex_mmio[0] (memory-region)
   /gpex_mmio_window[0] (memory-region)
   /gpex_root (gpex-root)
    /bus master container[0] (memory-region)
    /bus master[0] (memory-region)
   /pcie-ecam[0] (memory-region)
   /pcie-mmcfg-mmio[0] (memory-region)
   /pcie-mmio-high[0] (memory-region)
   /pcie-mmio[0] (memory-region)
   /pcie.0 (PCIE)
 /device[1] (riscv.sifive.plic)
   /riscv.sifive.plic[0] (memory-region)
   /unnamed-gpio-in[0] (irq)
   /unnamed-gpio-in[100] (irq)
  /io[0] (memory-region)
  /riscv_virt_board.mrom[0] (memory-region)
  /riscv_virt_board.ram[0] (memory-region)
  /sysbus (System)
  /system[0] (memory-region)
```

```
struct DeviceState {
   /*< private >*/
   Object parent obj;
   /*< public >*/
   const char *id;
    char *canonical path;
   bool realized;
   bool pending deleted event;
   QemuOpts *opts;
    int hotplugged;
    bool allow unplug during migration;
    BusState *parent bus;
   QLIST HEAD(, NamedGPIOList) gpios;
   QLIST HEAD(, NamedClockList) clocks;
   QLIST HEAD(, BusState) child bus;
   int num child bus;
    int instance id alias;
    int alias required for version;
    ResettableState reset:
};
                        struct DeviceClass {
```

```
struct DeviceClass {
    /*< private >*/
    ObjectClass parent_class;
    /*< public >*/
    ......
    /* Private to qdev / bus. */
    const char *bus_type;
};
```



总线虚拟化

根bus是什么,BusState类型 SysBusDevice 与 SysBus关系 类似于PCIBus *bus, I2C SPI使用什么bus

```
I2CBus *bus:
SSIBus *bus;
```

```
struct SSIBus {
    BusState parent obj;
};
#define TYPE SSI BUS "SSI"
OBJECT DECLARE SIMPLE TYPE(SSIBus, SSI BUS)
```

include\hw\sysbus.h

include\hw\i2c\i2c.h

```
#define TYPE BUS "bus"
DECLARE OBJ CHECKERS(BusState, BusClass,
                     BUS, TYPE BUS)
```

include\hw\qdev-core.h

```
#define TYPE SYSTEM BUS "System"
DECLARE INSTANCE CHECKER(BusState, SYSTEM BUS,
                         TYPE SYSTEM BUS)
#define TYPE SYS BUS DEVICE "sys-bus-device"
OBJECT DECLARE TYPE(SysBusDevice, SysBusDeviceClass,
                    SYS BUS DEVICE)
```

TYPE PCI BUS

TYPE PCIE BUS

```
#define TYPE I2C BUS "i2c-bus"
OBJECT DECLARE SIMPLE TYPE(I2CBus, I2C BUS)
struct I2CBus {
    BusState qbus;
    QLIST HEAD(, I2CNode) current devs;
    uint8 t saved address;
    bool broadcast:
```

```
QOM TYPE:
                                    TYPE_SYSTEM_BUS
                   TYPE_BUS
TYPE_OBJECT
                                    TYPE SSI BUS
                                    TYPE I2C BUS
```

类型定义:

```
typedef struct BusClass BusClass;
typedef struct BusState BusState;
typedef struct I2CBus I2CBus;
typedef struct SSIBus SSIBus;
typedef struct PCIBus PCIBus;
typedef struct ISABus ISABus;
```

bus class init



struct BusChild

int index;

OTAILO ENTRY

type register static(&bus info);

总线虚拟化之TYPE BUS

```
struct BusState {
    Object obj:
    DeviceState *parent;
    char *name;
    HotplugHandler *hotplug handler;
    int max index;
    bool realized;
    int num children;
    QTAILQ HEAD(, BusChild) children;
    QLIST ENTRY(BusState) sibling;
    ResettableState reset:
};
static const TypeInfo bus info = {
    .name = TYPE BUS,
    .parent = TYPE OBJECT,
    .instance size = sizeof(BusState),
    .abstract = true,
    .class size = sizeof(BusClass),
    .instance init = qbus initfn,
    .instance finalize = qbus finalize,
    .class init = bus class init,
    .interfaces = (InterfaceInfo[]) {
        { TYPE_RESETTABLE_INTERFACE },
                                          type init(bus register types)
    },
```

```
struct BusClass {
                          ObjectClass parent class;
                          /* FIXME first arg should be BusState */
                          void (*print dev)(Monitor *mon, DeviceState *dev, int indent);
                          char *(*get dev path)(DeviceState *dev);
                          char *(*get fw dev path)(DeviceState *dev);
struct rcu head rcu
                          void (*reset)(BusState *bus);
DeviceState *child;
                          bool (*check address)(BusState *bus, DeviceState *dev, Error **errp);
                          BusRealize realize;
(BusChild)sibling;
                          BusUnrealize unrealize;
                          /* maximum devices allowed on the bus, 0: no limit. */
                          int max dev;
                          /* number of automatically allocated bus ids (e.g. ide.0) */
                          int automatic ids;
                               static void qbus initfn(Object *obj)
                                   BusState *bus = BUS(obj);
```

```
qbus realize
                       chject_property_add_bool(obj, "realized",
                                                bus get realized, bus set realized);
qbus_unrealize
```

bc->reset = bus phases reset;

bc->get fw dev path = default bus get fw dev path;



总线虚拟化之TYPE_BUS

hw\core\bus.c

```
static void bus_set_realized(Object *obj, bool value,
Error **errp)
{
    BusState *bus = BUS(obj);
    BusClass *bc = BUS_GET_CLASS(bus);
    BusChild *kid;

    if (value && !bus->realized) {
        if (bc->realize) {
            bc->realize(bus, errp);
        }
    }
    ......
}
```

```
BusState *qbus_create(const char *typename, DeviceState *parent, const char
 *name)
{
    BusState *bus;

    bus = BUS(object_new(typename));
    qbus_init(bus, parent, name);

    return bus;
}
```



总线虚拟化之TYPE_SYSTEM_BUS

```
static const TypeInfo system_bus_info = {
    .name = TYPE_SYSTEM_BUS,
    .parent = TYPE_BUS,
    .instance_size = sizeof(BusState),
    .class_init = system_bus_class_init,
};
```

```
static const TypeInfo sysbus_device_type_info = {
    .name = TYPE_SYS_BUS_DEVICE,
    .parent = TYPE_DEVICE,
    .instance_size = sizeof(SysBusDevice),
    .abstract = true,
    .class_size = sizeof(SysBusDeviceClass),
    .class_init = sysbus_device_class_init,
};
```

```
type_register_static(&system_bus_info);
type_register_static(&sysbus_device_type_info);
```

BusState *sysbus get default(void)

```
static void system_bus_class_init(ObjectClass *klass, void *data)
{
    BusClass *k = BUS_CLASS(klass);

    k->print_dev = sysbus_dev_print;
    k->get_fw_dev_path = sysbus_get_fw_dev_path;
}
```

```
static void sysbus_device_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *k = DEVICE_CLASS(klass);
    k->realize = sysbus_device_realize;
    k->bus_type = TYPE_SYSTEM_BUS;
}
```

接口示例


```
void sysbus_connect_irq(SysBusDevice *dev, int n, qemu_irq irq);


void sysbus_mmio_map(SysBusDevice *dev, int n, hwaddr addr);

bool sysbus_realize(SysBusDevice *dev, Error **errp);
```



SPI是一种同步、高速、全双工的通信总线,全称为Serial Peripheral Interface(串行外设接口),由Motorola公司提出。在嵌入式系统设计时,常使用SPI接口连接一些传感器、外接存储器或通信模组。





```
int main()
    /* configure SPI */
    spi config();
   /* SPI enable */
    spi enable(SPI0);
    while (1)
        char c;
        for (const char *p = "Hello World\n\r"; c = *p; p++)
            while(RESET == spi_i2s_flag_get(SPI0, SPI_FLAG_TBE));
            spi i2s data transmit(SPI0, c);
            while(RESET == spi_i2s_flag_get(SPI0, SPI_FLAG_RBNE));
        delay 1ms(2000);
```



hw\ssi\ssi.c

```
struct SSIBus {
    BusState parent_obj;
};

#define TYPE_SSI_BUS "SSI"
OBJECT_DECLARE_SIMPLE_TYPE(SSIBus, SSI_BUS)

static const TypeInfo ssi_bus_info = {
    .name = TYPE_SSI_BUS,
    .parent = TYPE_BUS,
    .instance_size = sizeof(SSIBus),
};
```

```
type_init(ssi_peripheral_register_types)
```

```
type_register_static(&ssi_bus_info);
type_register_static(&ssi_peripheral_info);
```

```
static const TypeInfo ssi_peripheral_info = {
    .name = TYPE_SSI_PERIPHERAL,
    .parent = TYPE_DEVICE,
    .class_init = ssi_peripheral_class_init,
    .class_size = sizeof(SSIPeripheralClass),
    .abstract = true,
};
```

```
struct SSIPeripheralClass {
    DeviceClass parent_class;

    void (*realize)(SSIPeripheral *dev, Error **errp);

    uint32_t (*transfer)(SSIPeripheral *dev, uint32_t val);

    int (*set_cs)(SSIPeripheral *dev, bool select);
    SSICSMode cs_polarity;

    uint32_t (*transfer_raw)(SSIPeripheral *dev, uint32_t val);
};
```

设备接口

BUS接口

```
DeviceState *ssi_create_peripheral(SSIBus *bus, const char *name); qdev_new bool ssi_realize_and_unref(DeviceState *dev, SSIBus *bus, Error **errp);

SSIBus *ssi_create_bus(DeviceState *parent, const char *name); uint32 t ssi transfer(SSIBus *bus, uint32 t val);

qbus_create
```



include\hw\ssi\sifive_spi.h

```
typedef struct SiFiveSPIState {
   SysBusDevice parent obj;
   MemoryRegion mmio;
   qemu irq irq;
   uint32 t num cs;
   gemu irq *cs lines;
   SSIBus *spi;
   Fifo8 tx fifo;
   Fifo8 rx fifo;
   uint32 t regs[SIFIVE SPI REG NUM];
} SiFiveSPIState;
```

/* Connect an SD card to SPI2 */

```
static void sifive_spi_realize(DeviceState *dev, Error **errp)
   SysBusDevice *sbd = SYS BUS DEVICE(dev);
   SiFiveSPIState *s = SIFIVE SPI(dev);
   int i;
   s->spi = ssi create bus(dev, "spi");
```

```
static void sifive_spi_flush_txfifo(SiFiveSPIState *s)
                                                           uint8 t tx;
                                                           uint8 t rx;
                                                           while (!fifo8 is empty(&s->tx fifo)) {
                                                               tx = fifo8 pop(&s->tx fifo);
                                                               rx = ssi transfer(s->spi, tx);
                                                               if (!fifo8 is full(&s->rx fifo)) {
                                                                        (!(s->regs[R_FMT] & FMT_DIR)) {
                                                                        fifo8 push(&s->rx fifo, rx);
                                                       ssi_transfer
                                                       SSIPeripheralClass
                                                                           ssc->transfer raw(peripheral, val);
                                                       ssc->transfer raw = ssi transfer raw default;
                                                                           ssc->transfer(dev, val);
                                      hw\riscv\sifive u.c
                                                                        TypeInfo ssi sd info | .parent = TYPE SSI PERIPHERAL
                                                        TYPE SSI SD
sd dev = ssi create peripheral(s->soc.spi2.spi, "ssi-sd");
                                                                        ssi_sd_class_init | k->transfer = ssi sd transfer;
```



hw\sd\ssi-sd.c

```
static uint32 t ssi sd transfer(SSIPeripheral *dev, uint32 t val)
   ssi sd state *s = SSI SD(dev);
   SDRequest request;
   uint8 t longresp[16];
   switch (s->mode) {
   case SSI SD CMD:
        switch (val) {
        case SSI DUMMY:
            DPRINTF("NULL command\n");
            return SSI DUMMY;
            break:
        case SSI TOKEN SINGLE:
        case SSI TOKEN MULTI WRITE:
            DPRINTF("Start write block\n");
            s->mode = SSI SD DATA WRITE;
            return SSI DUMMY;
        case SSI TOKEN STOP TRAN:
```

```
static const TypeInfo m25p80_info = {
    .name = TYPE_M25P80,
    .parent = TYPE_SSI_PERIPHERAL,
    ......
}
```

```
spi flash
```

```
.parent = TYPE_M25P80,
.class_init = m25p80_class_init,

static void m25p80_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    SSIPeripheralClass *k = SSI_PERIPHERAL_CLASS(klass);
    .....
    k->transfer = m25p80 transfer8;
```






总线虚拟化之I2C

I²C是由NXP(原PHILIPS)公司开发的两线式串行总线,用于连接微控制器及其外围芯片,目前已成为一种行业标准,在微控制器设计中被大量采用,GD32VF103微控制器上也集成了I²C接口。

I²C总线的主要特点是接线简单,硬件上只需两条线,一根SCL时钟线用于收发双方的时钟节拍,一根SDA数据线负责传输数据,因此I²C是一种同步通信。



```
void I2C WriteByte(uint8_t addr, uint8_t data)
   /* wait until I2C bus is idle */
   while(i2c_flag_get(I2C1, I2C FLAG I2CBSY));
   /* send a start condition to I2C bus */
   i2c start on bus(I2C1);
   /* wait until SBSEND bit is set */
   while(!i2c_flag_get(I2C1, I2C FLAG SBSEND));
   /* send slave address to I2C bus*/
   i2c_master_addressing(I2C1, 0x78, I2C_TRANSMITTER);
   /* wait until ADDSEND bit is set*/
   while(!i2c flag get(I2C1, I2C FLAG ADDSEND));
   /* clear ADDSEND bit */
   i2c flag clear(I2C1, I2C FLAG ADDSEND);
   /* send a addr byte */
   i2c data transmit(I2C1, addr);
   /* wait until the transmission data register is empty*/
   while(!i2c flag get(I2C1, I2C FLAG TBE));
   /* send a data byte */
   i2c data transmit(I2C1, data);
   /* wait until the transmission data register is empty*/
   while(!i2c flag get(I2C1, I2C FLAG TBE));
   /* send a stop condition to I2C bus*/
   i2c stop on bus(I2C1);
   /* wait until stop condition generate */
   while(I2C CTL0(I2C1)&0x0200);
```

来自: https://www.rvmcu.com/column-topic-id-563.html





总线虚拟化之I2C

include\hw\i2c\i2c.h

```
#define TYPE I2C BUS "i2c-bus"
OBJECT DECLARE_SIMPLE_TYPE(I2CBus, I2C_BUS)
typedef struct I2CNode I2CNode;
struct I2CNode {
    I2CSlave *elt;
    QLIST ENTRY(I2CNode) next;
};
struct I2CBus {
    BusState qbus;
    QLIST HEAD(, I2CNode) current devs;
    uint8 t saved address;
    bool broadcast;
};
```

```
type init(i2c slave register types)
   type register static(&i2c bus info);
   type register static(&i2c slave type info);
```

```
static const TypeInfo i2c slave type info = {
    .name = TYPE I2C SLAVE,
    .parent = TYPE DEVICE,
    .instance size = sizeof(I2CSlave),
    .abstract = true,
    .class size = sizeof(I2CSlaveClass),
    .class_init = i2c_slave_class_init,
                  k->bus_type = TYPE_I2C BUS;
```

hw\i2c\core.c

```
struct I2CSlave {
                                                    DeviceState qdev;
#define TYPE I2C SLAVE "i2c-slave"
OBJECT DECLARE TYPE(I2CSlave, I2CSlaveClass,
                                                    uint8 t address;
                    I2C SLAVE)
struct I2CSlaveClass {
    DeviceClass parent class;
    /* Master to slave. Returns non-zero for a NAK, 0 for success. */
    int (*send)(I2CSlave *s, uint8 t data);
    uint8 t (*recv)(I2CSlave *s);
    int (*event)(I2CSlave *s, enum i2c event event);
};
```

```
I2CBus *i2c init bus(DeviceState *parent, const char *name);
void i2c set slave address(I2CSlave *dev, uint8 t address);
int i2c bus busy(I2CBus *bus);
int i2c start transfer(I2CBus *bus, uint8 t address, int recv);
void i2c end transfer(I2CBus *bus);
void i2c nack(I2CBus *bus);
int i2c send recv(I2CBus *bus, uint8 t *data, bool send);
int i2c send(I2CBus *bus, uint8 t data);
uint8 t i2c recv(I2CBus *bus);
                                                          I2C操作接口
```

```
设备创建接□ I2CSlave *i2c_slave_new(const char *name, uint8_t addr);
I2CSlave *i2c slave create simple(I2CBus *bus, const char *name, uint8 t addr);
  bool i2c_slave_realize_and_unref(I2CSlave *dev, I2CBus *bus, Error **errp);
```



总线虚拟化之I2C使用

```
typedef struct AspeedI2CBus {
    struct AspeedI2CState *controller;

    MemoryRegion mr;

    I2CBus *bus;
    uint8_t id;
    qemu_irq irq;

    ......
} AspeedI2CBus; hw\i2c\aspeed_i2c.c
```

```
struct AspeedI2CState {
    SysBusDevice parent_obj;
    MemoryRegion iomem;
    qemu_irq irq;
    .....
    MemoryRegion pool_iomem;
    uint8_t pool[ASPEED_I2C_MAX_POOL_SIZE];

    AspeedI2CBus busses[ASPEED_I2C_NR_BUSSES];
    MemoryRegion *dram_mr;
    AddressSpace dram_as;
};
```

```
static void pca955x_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    I2CSlaveClass *k = I2C_SLAVE_CLASS(klass);

    k->event = pca955x_event;
    k->recv = pca955x_recv;
    k->send = pca955x_send;
    dc->realize = pca955x_realize;
}
```

```
static int pca955x_send(I2CSlave *i2c, uint8_t data)
{
    PCA955xState *s = PCA955X(i2c);
    if (s->len == 0) {
        s->pointer = data;
        s->len++;
    } else {
        pca955x_write(s, s->pointer & 0xf, data);
        pca955x_autoinc(s);
    }
    return 0;
}
```





下节课内容:

外设虚拟化

- ➤ Nuclei GPIO设备实现
- ➤ Nuclei IIC设备实现
- ➤ Nuclei SPI设备实现
- ➤ Nuclei DMA设备实现与应用





谢谢

wangjunqiang@iscas.ac.cn