



# 从零开始的RISC-V模拟器开发第6讲 QEMU篇之基础知识


中国科学院软件研究所 PLCT实验室

王俊强 wangjunqiang@iscas.ac.cn 李威威 liweiwei@iscas.ac.cn 吴伟 wuwei2016@iscas.ac.cn





# 课程介绍——QEMU篇





# QEMU模拟器

#### 基于QEMU实现目标

- 1.实现对芯来HummingBird Evaluation Kit, 200T FPGA Board的模拟
- 2.支持芯来N600 NX600 UX600 CPU运行baremetal demo, RTOS, Linux
- 3.介绍整体过程中遇到相关实现的原理

课程点	涉及主要知识点	
CPU虚拟化	RISCV CPU实现分析,新RISCV Soc建立,CSR寄存器实现添加,TCG原理,指令添加	
中断虚拟化	QEMU RISC-V IRQ机制,Nuclei Timer 和 Eclic 实现,Sifive Clint 和Plic实现	
内存虚拟化	QEMU 内存原理介绍,用户态/系统态程序加载运行分析	
总线虚拟化	QEMU 总线原理介绍	
外设虚拟化	200T上UART实现,GPIO实现与应用, IIC/SPI实现与应用, DMA支持与应用(可能以其他board为例)	
Machine虚拟化	QEMU的整体运行流程分析,MCU/Linux设备组织方式	
QEMU测试	介绍QEMU中主要的测试方法,指令测试方法,设备测试方法	
QEMU Debug	介绍QEMU中DEBUG的实现	



# 环境介绍

▶硬件环境 目标硬件

➤ 软件环境 开发环境 测试环境





#### **NUCLEI Processor(Core)**



来自: www.nucleisys.com/product.php





#### **NUCLEI SOC**

CORE系列	RISC-V支持状态
N200	RV32I/E/M/A/C
N300	RV32I/E/M/A/C/F/D/P
N600	RV32I/M/A/C/F/D/P
NX600	RV64I/M/A/C/F/D/P
UX600(MMU)	RV64I/M/A/C/F/D/P
N900	RV32I/M/A/C/F/D/P/V
NX900	RV64I/M/A/C/F/D/P/V
UX900(MMU)	RV64I/M/A/C/F/D/P/V

SYSTIMER
ECLIC

RTOS
SYSTIMER
ECLIC

Linux
SYSTIMER
CLINT
PLIC









来自: www.nucleisys.com/product.php






# NUCLEI Boards(Nuclei FPGA Evaluation Kit)




MCU 200T version Xilinx XC7A200T FPGA



DDR 200T version Xilinx XC7A200T FPGA MCU子系统暂不考虑

- a: FPGA\_RESET
- b: FPGA\_PROG
- c: MCU\_WKUP
- d: MCU\_RESET
- el: User button I
- €2: User button 2
- e3: User button header
- YI: GCLK
- Y2: RTC\_CLK
- I: MCU\_FLASH
- 2: FPGA\_FLASH
- 3: FPGA\_JTAG
- 4: MCU\_JTAG
- 5: Power switch



100T version Xilinx XC7A100T FPGA

# 本课程主线





# 主线任务

- ➤CPU模拟 CPU Model 指令与CSR
- ▶内存模拟
- ➤中断模拟 ECLIC/PLIC
- ▶外设模拟

SYSTIMER/CLINT


**UART** 


GPIO(扩展)

SPI/IIC(扩展)

DMA(扩展)

➤ Board模拟





NX600系统框架图示例

External

Nor Flash



JTAG

MEM

**ROM** 

Processor Core

ILM

System Bus

DLM

QSPI-

Flash

XIP Read

Fast-IO

# 主线任务

- ➤CPU模拟 CPU Model 指令与CSR
- ▶内存模拟
- ➤中断模拟 ECLIC/PLIC
- ▶外设模拟

SYSTIMER/CLINT


**UART** 

GPIO(扩展)

SPI/IIC(扩展)

DMA(扩展)

➤ Board模拟



https://doc.nucleisys.com/nuclei\_sdk/design/soc/demosoc.html






#### GD32VF103V Boards(RV-STAR Kit)



GD32VF103V RV-STAR Board

N203

本课程支线



https://doc.nucleisys.com/nuclei\_sdk/design/board/gd32vf103v\_rvstar.html





#### 软件环境(开发对象)

QEMU是一款开源的模拟器及虚拟机监管器(Virtual Machine Monitor, VMM),通过动态二进制翻译来模拟CPU,并提供一系列的硬件模型,使guest os认为自己和硬件直接打交道,其实是同QEMU模拟出来的硬件打交道,QEMU再将这些指令翻译给真正硬件进行操作。

#### RISCV支持状态:

32bit Suppo none opentitan sifive_e sifive_u spike virt	empty machine RISC-V Board compatible with OpenTitan RISC-V Board compatible with SiFive E SDK RISC-V Board compatible with SiFive U SDK RISC-V Spike board (default) RISC-V VirtIO board	cpu type: any lowrisc-ibex rv32 sifive-e31 sifive-e34 sifive-u34
64bit Supported machines are: microchip-icicle-kit Microchip PolarFire SoC Icicle Kit none empty machine sifive_e RISC-V Board compatible with SiFive E SDK sifive_u RISC-V Board compatible with SiFive U SDK spike RISC-V Spike board (default) virt RISC-V VirtIO board		cpu type: any rv64 sifive-e51 sifive-u54



Fedora Desktop for RISC-V





# QEMU与RISC-V支持

Extension	Version
I	2.1
E	2.1
M	2.0
А	2.1
F	2.2
D	2.2
V	0.7.1/1.0
С	2.0
Р	0.93?
Н	0.3?
Counters	2.0
Zifencei	2.0
Zicsr	2.0

privileged 1.10.0 privileged 1.11.0 v extension 0.7.1

CORE系列	RISC-V支持状态
N200	RV32I/E/M/A/C
N300	RV32I/E/M/A/C/F/D/P
N600	RV32I/M/A/C/F/D/P
NX600	RV64I/M/A/C/F/D/P
UX600(MMU)	RV64I/M/A/C/F/D/P
N900	RV32I/M/A/C/F/D/P/V
NX900	RV64I/M/A/C/F/D/P/V
UX900(MMU)	RV64I/M/A/C/F/D/P/V


**NUCLEI NICE for Demo** 





# 软件环境(验证环境)

- ▶ 准备环境(见第一课)
  芯来工具链: Nuclei Toolchain
  参考文档:Nuclei User Center
- ▶验证环境
  - ➤ Nuclei SDK
  - ➤ Nuclei Linux SDK
  - >RT-Thread Nuclei BSP



#### 有用的在线手册

SDK使用:<u>https://doc.nucleisys.com/nuclei\_sdk/index.html</u>

ISA说明: <a href="https://doc.nucleisys.com/nuclei\_spec/#">https://doc.nucleisys.com/nuclei\_spec/#</a>





# 验证环境(Nuclei SDK)

#### bare metal

demo名	验证点
helloworld	简单运行,UART测试
demo_timer	timer Interrupt and timer software interrupt.
demo_eclic	timer interrupt and timer software interrupt
demo_nice	NICE自定义指令支持
coremark dhrystone whetstone	benchmark性能测试

**RTOS** 

注意: baremetal ELF与 ELF区别

另: SPI IIC 测试case不包含,后续提供

demo名	验证点
FreeRTOS	2 tasks创建和切换
UCOSII	4 tasks创建调度
RT-Thread	5 test threads调度

编译示例: make SOC=demosoc \
BOARD=nuclei\_fpga\_eval \
CORE=n307 \
DOWNLOAD=ilm

	Tag	VAL	描述
	SOC	gd32vf103	gd32vf103v系列
		demosoc	200T系列
	BOARD	nuclei_fpga_eval	200T系列
		gd32vf103v_rvstar	gd32vf103v系列
		gd32vf103v_eval	gd32vf103v系列
	DOWNLOAD	ilm	ilm/ram
gcc_demosoc_ddr.ld gcc_demosoc_flash.ld gcc_demosoc_flashxip.ld gcc_demosoc_ilm.ld		flash	ilm/ram
		flashxip	flash
		ddr	ddr

可切换download测试内存分配

测试过程: GDB, 反汇编,源码阅读定位问题

源码: https://github.com/Nuclei-Software/nuclei-sdk






# 验证环境(Nuclei Linux SDK)

包含组件	主要用途
freeloader	opensbi u-boot搬运
opensbi	初始化设置
u-boot	初始化设置/引导OS
linux	OS初始化并挂载文件系统
buildroot	生成文件系统

目前支持外设: Nuclei UART/USART Nuclei SPI Nuclei GPIO 目前支持CPU: ux600 and ux900 ux600fd and ux900fd







# QOM机制

#### The QEMU Object Model (QOM)

The QEMU Object Model provides a framework for registering user creatable types and instantiating objects from those types. QOM provides the following features:

#### Features:

System for dynamically registering types Support for single-inheritance of types Multiple inheritance of stateless interfaces

#### OOP IN C

- ✓ 封装
- ✓ 继承
- ✓ 多态

编程语言X 设计方法/设计思想√

```
class MyClass {
public:
    int a;
    void set_A(int a);
}
```



```
struct MyClass {
   int a;
   void (*set_A)(MyClass *this, int a);
};
```





#### **QEMU Object Model (QOM)**

```
static void my_device_class_init(ObjectClass *oc, void *data)
{
}
static void my_device_init(Object *obj)
{
}
```

```
typedef struct MyDevice
{
    DeviceState parent;
    int reg0, reg1, reg2;
} MyDevice;
```



```
.insta
.insta
.class
.class
.;

static void
```

```
#define TYPE_MY_DEVICE "my-device"
static const TypeInfo my_device_info = {
    .parent = TYPE_DEVICE,
    .name = TYPE_MY_DEVICE,
    .instance_size = sizeof(MyDevice),
    .instance_init = my_device_init,
    .instance_finalize = my_device_finalize,
    .class_size = sizeof(MyDeviceClass),
    .class_init = my_device_class_init,
};
```

```
typedef struct MyDeviceClass
{
    DeviceClass parent;
    void (*init) (MyDevice *obj);
} MyDeviceClass;
```



```
static void my_device_register_types(void)
{
    type_register_static(&my_device_info);
}
type_init(my_device_register_types)
```

等同于

DEFINE\_TYPES(my\_device\_info)



#### **QEMU Object Model (QOM)**

```
static void my_device_class_init(ObjectClass *oc, void *data) {
}

static void my_device_init(Object *obj)
{
}

函数构造
```

```
typedef struct MyDevice
{
    DeviceState parent; 继承
    int reg0, reg1, reg2; 私有属性
} MyDevice;
```

#### 属性封装

```
typedef struct MyDeviceClass
{
    DeviceClass parent; 继承
    void (*init) (MyDevice *obj);
} MyDeviceClass; 私有属性
```

构造函数



等同于

```
#define TYPE_MY_DEVICE "my-device" 自定义类型名
static const TypeInfo my_device_info = {
    .parent = TYPE_DEVICE,
    .name = TYPE_MY_DEVICE,
    .instance_size = sizeof(MyDevice), TypeInfo定义
    .instance_init = my_device_init,
    .instance_finalize = my_device_finalize,
    .class_size = sizeof(MyDeviceClass),
    .class_init = my_device_class_init,
};
```

```
static void my_device_register_types(void)
{
    type_register_static(&my_device_info);
}
type_init(my_device_register_types)
```

DEFINE\_TYPES(my\_device\_infos)

类型注册

类型调用?

# 关注类型: TypeInfo DeviceState 与 DeviceClass Object 与 ObjectClass Object

# 关注过程:类型注册?DEFINE\_TYPES(my\_device\_info)与type\_inittype\_register\_static类型调用? 何时 and 如何

来自: https://gemu.readthedocs.io/en/latest/devel/gom.html





# QEMU Object Model (QOM)之类型

```
typedef struct MyDevice
{
    DeviceState parent; 继承
    int reg0, reg1, reg2; 私有属性
} MyDevice;
```

#### 属性封装

```
typedef struct MyDeviceClass
{
    DeviceClass parent; 继承
    void (*init) (MyDevice *obj);
} MyDeviceClass; 私有属性
```

#### 构造函数

```
关注类型:
DeviceState 与 DeviceClass
```



Object 与 ObjectClass

```
struct DeviceState {
   /*< private >*/
   Object parent obj;
   /*< public >*/
    const char *id;
    char *canonical path;
   bool realized;
    bool pending_deleted_event;
   QemuOpts *opts;
   int hotplugged;
    bool allow unplug during migration;
    BusState *parent_bus;
   QLIST HEAD(, NamedGPIOList) gpios;
   QLIST HEAD(, NamedClockList) clocks;
   QLIST_HEAD(, BusState) child_bus;
   int num child bus;
   int instance id alias;
   int alias required for version;
    ResettableState reset;
```

```
struct DeviceClass {
    /*< private >*/
    ObjectClass parent_class;
    /*< public >*/
    DECLARE BITMAP(categories, DEVICE CATEGORY MAX);
    const char *fw name;
    const char *desc;
    Property *props_;
    bool user creatable;
    bool hotpluggable;
    /* callbacks */
    DeviceReset reset:
    DeviceRealize realize;
    DeviceUnrealize unrealize;
    /* device state */
    const VMStateDescription *vmsd;
    /* Private to qdev / bus. */
    const char *bus type;
};
```



# QEMU Object Model (QOM)之类型

```
#define TYPE_MY_DEVICE "my-device" 自定义类型名
static const TypeInfo my_device_info = {
    .parent = TYPE_DEVICE,
    .name = TYPE_MY_DEVICE,
    .instance_size = sizeof(MyDevice), TypeInfo定义
    .instance_init = my_device_init,
    .instance_finalize = my_device_finalize,
    .class_size = sizeof(MyDeviceClass),
    .class_init = my_device_class_init,
};
```

#### 关注类型: TypeInfo

```
/**
  * struct InterfaceInfo:
  * @type: The name of the interface.
  */
struct InterfaceInfo {
    const char *type;
};
```

#### 信息描述:

```
struct TypeInfo
   const char *name; //类型名称
   const char *parent; //父类型名称
   size t instance size; //对象实例的大小
   size t instance align;
   void (*instance init)(Object *obj); //对象实例的init函数
   void (*instance post init)(Object *obj); //对象实例的post init函数,在init执行完后执行
   void (*instance finalize)(Object *obj); //对象实例销毁时执行,释放动态资源
   bool abstract; //如为true则是抽象的类型,不能直接实例
   size t class size;
   void (*class init)(ObjectClass *klass, void *data);
   //类对象实例的init函数,初始化自己的方法指针,也可覆盖父类的方法指针
   void (*class base init)(ObjectClass *klass, void *data);
   //在父类的class init执行完,自己的class init执行之前执行,做一些清理工作。
   void *class data;
   InterfaceInfo *interfaces; //类型定义的接口信息名称数组
```

静态定义 or 动态生成





# QEMU Object Model (QOM)之注册

```
关注过程:
类型注册?
DEFINE_TYPES(my_device_info)
与
type init
type_register_static
```

```
static void my device register types(void)
   type register static(&my device info);
type_init(my_device_register_types)
```

DEFINE TYPES(my device infos)

类型注册

```
#define DEFINE_TYPES(type_array)
static void do qemu init ## type array(void)
    type_register_static_array(type_array, ARRAY_SIZE(type_array));
type_init(do_qemu_init_ ## type_array)
```

C run-time(CRT)

#### 注册:

```
typedef enum {
   MODULE_INIT_MIGRATION,
   MODULE_INIT_BLOCK,
   MODULE INIT OPTS,
   MODULE_INIT_QOM,
   MODULE INIT TRACE,
   MODULE INIT MAX
 module_init_type;
```

```
type_init(function)
    module init(function, type)
register_module_init(function, type);
QTAILQ_INSERT_TAIL(I, e, node);
```

```
全局变量
static ModuleTypeList init_type_list[MODULE_INIT_MAX];
 typedef struct ModuleEntry
     void (*init)(void);
     QTAILQ ENTRY(ModuleEntry) node;
     module init type type;
} ModuleEntry;
```

TypeInfo







# QEMU Object Model (QOM)之调用注册

 $main \lambda \square$ :

```
void module_call_init(module_init_type type);
```

MODULE INIT QOM

```
void module call init(module init type type)
   ModuleTypeList *1;
   ModuleEntry *e;
    if (modules init done[type]) {
        return;
   1 = find_type(type);
   QTAILQ FOREACH(e, 1, node) {
        e->init();
   modules_init_done[type] = true;
```

```
int num interfaces;
```

struct TypeImpl

TypeImpl \*type\_register\_static(const TypeInfo \*info)

```
TypeInfo
                                TypeImpl
                type_new |
```

```
const char *name;
size_t class_size;
size t instance size;
size t instance align;
void (*class_init)(ObjectClass *klass, void *data);
void (*class base init)(ObjectClass *klass, void *data);
void *class_data;
void (*instance init)(Object *obj);
void (*instance post init)(Object *obj);
void (*instance finalize)(Object *obj);
bool abstract;
const char *parent;
TypeImpl *parent_type;
ObjectClass *class;
InterfaceImpl interfaces[MAX INTERFACES];
```

```
GLIB GHashTable
  KEY
             VAL
           TypeImpl
  Name
```





# QEMU Object Model (QOM)之类型基础

```
是否注册?
//The base for all objects
struct Object
   /* private: */
   ObjectClass *class; //指向类对象
   ObjectFree *free;
   GHashTable *properties;
                                              关注类型:
   uint32 t ref;
                                              TypeInfo
   Object *parent;
                                              DeviceState 与 DeviceClass
//The base for all classes.
struct ObjectClass
                                                    Object与 ObjectClass
   /* private: */
   Type type;
   GSList *interfaces;
   const char *object_cast_cache[OBJECT_CLASS_CAST_CACHE];
   const char *class cast cache[OBJECT CLASS CAST CACHE];
   ObjectUnparent *unparent;
   GHashTable *properties;
```

```
static void register_types(void)
    static TypeInfo interface_info = {
        .name = TYPE INTERFACE,
        .class_size = sizeof(InterfaceClass),
        .abstract = true,
    };
    static TypeInfo object info = {
        .name = TYPE OBJECT,
        .instance size = sizeof(Object),
        .class init = object class init,
        .abstract = true,
    };
    type_interface = type_register_internal(&interface_info);
    type_register_internal(&object_info);
type init(register types)
```

```
parent的根
TYPE_OBJECT
TYPE INTERFACE
```



# QEMU Object Model (QOM)之类对象

```
struct MachineClass {
    /*< private >*/
    ObjectClass parent_class;
    /*< public >*/
    ......
}
```

```
ObjectClass
```

```
struct BusClass {
    ObjectClass parent_class;
    ......
```

```
typedef struct DeviceClass {
    /*< private >*/
    ObjectClass parent_class;
    /*< public >*/
    .....
} DeviceClass;
```

```
typedef struct RISCVCPUClass {
    /*< private >*/
    CPUClass parent_class;
    /*< public >*/
    DeviceRealize parent_realize;
    void (*parent_reset)(CPUState *cpu);
} RISCVCPUClass;
```



```
typedef struct CPUClass {
    /*< private >*/
    DeviceClass parent_class;
    /*< public >*/
    .....
} CPUClass;
```





# QEMU Object Model (QOM)之类实例对象

```
struct MachineState {
    /*< private >*/
    Object parent_obj;
    Notifier sysbus_notifier;
    /*< public >*/
};
```

```
QObject
```

```
struct BusState {
   Object obj;
   DeviceState *parent;
   ......
};

struct I2CBus {
   BusState qbus;
   QLIST_HEAD(, I2CNode) current_devs;
};
```

```
struct DeviceState {
    /*< private >*/
    Object parent_obj;
    /*< public >*/
    .....
};
```

```
struct SysBusDevice {
    /*< private >*/
    DeviceState parent_
obj;
    /*< public >*/
    ......
};
typedef struct NucLeiGp
ioState {
    SysBusDevice parent
_obj;
    MemoryRegion iomem;
    ......
} NucLeiGpioState;
```





# QEMU Object Model (QOM)之TYPE/NAME

```
parent的根为TYPE_OBJECT和TYPE_INTERFACE
```

TYPE\_OBJECT ->TYPE\_IOTHREAD

TYPE\_ACCEL

TYPE\_CHARDEV

TYPE\_CRYPTODEV\_BACKEND

TYPE RNG BACKEND

TYPE\_CHARDEV

TYPE\_BUS -> TYPE\_SYSTEM\_BUS

TYPE\_I2C\_BUS

TYPE IRQ

TYPE\_MACHINE-> 各种RISC-V boards

TYPE\_DEVICE -> TYPE\_I2C\_SLAVE

TYPE\_RISCV\_U\_SOC

TYPE\_CAN\_BUS
TYPE CAN HOST

#### Class调用:

- object\_class\_by\_name
- object\_class\_get\_parent
- > object\_new\_with\_type
- object\_initialize\_with\_type

```
type_initialize(type);
```

```
g_malloc0
type_get_parent
parent->class_base_init
class_init
```

#### Instance调用:

- object\_init\_with\_type
- object\_post\_init\_with\_type

instance\_init instance\_post\_init





# QEMU Object Model (QOM)

#### 主要结构体:

- Object(The base for all objects)
- ObjectClass(The base for all classes)
- > TypeInfo
- > TypeImpl
- > InterfaceInfo
- InterfaceClass

#### 原始版本:

TypeInfo 创建了 TypeImpl
TypeImpl 创建了对应的 ObjectClass
TypeImpl 创建了对应的 Object
ObjectClass 带有属性
Object 带有属性

#### 实际版本:

TypeInfo 创建了 TypeImpl
TypeImpl 创建了对应的 派生Class,父Class,ObjectClass
TypeImpl 创建了对应的 派生Object,父,Object
派生Class 带有属性和接口
派生Object 带有属性



#### 初始化Machine

第一步: 定义设备

第二步:

SOC设备注册

第三步: Machine 设备注册

第四步:

修改编译文件

第五步: 运行

```
typedef struct NucleiHBSoCState
{
    /*< private >*/
    SysBusDevice parent_obj;
    /*< public >*/
} NucleiHBSoCState;
SOC state定义
```

C)

#define RISCV\_NUCLEI\_HBIRD\_SOC(obj) \

```
#define TYPE_HBIRD_FPGA_MACHINE MACHINE_TYPE_NAME("hbird_fpga")
#define HBIRD_FPGA_MACHINE(obj) \
    OBJECT_CHECK(NucleiHBState, (obj), TYPE_HBIRD_FPGA_MACHINE)

typedef struct
{
    /*< private >*/
    SysBusDevice parent_obj;

    /*< public >*/
    NucleiHBSoCState soc;

Machine state定义
} NucleiHBState;
```

#define TYPE\_NUCLEI\_HBIRD\_SOC "riscv.nuclei.hbird.soc"

OBJECT CHECK(NucleiHBSoCState, (obj), TYPE NUCLEI HBIRD SO



#### 空Machine创建

第一步: 定义设备

> 第二步: SOC设备注册

第三步: Machine 设备注册

第四步: 修改编译文件

第五步: 运行

```
static void nuclei_soc_init(Object *obj)
{
    qemu_log(">>nuclei_soc_init \n");
}

static void nuclei_soc_realize(DeviceState *dev, Error **errp)
{
    qemu_log(">>nuclei_soc_realize \n");
}

static void nuclei_soc_class_init(ObjectClass *oc, void *data)
{
    qemu_log(">>nuclei_soc_class_init \n");
    DeviceClass *dc = DEVICE_CLASS(oc);
    dc->realize = nuclei_soc_realize;
    dc->user_creatable = false;
}
```

```
static const TypeInfo nuclei_soc_type_info = {
    .name = TYPE_NUCLEI_HBIRD_SOC,
    .parent = TYPE_DEVICE,
    .instance_size = sizeof(NucleiHBSoCState),
    .instance_init = nuclei_soc_init,
    .class_init = nuclei_soc_class_init,
};

static void nuclei_soc_register_types(void)
{
    type_register_static(&nuclei_soc_type_info);
}

type_init(nuclei_soc_register_types)
```



# 空Machine创建

第一步: 定义设备

SOC设备注册

第三步: Machine 设备注册

> 第五步: 运行

```
static void nuclei board init(MachineState *machine)
    NucleiHBState *s = HBIRD_FPGA_MACHINE(machine);
    qemu log(">>nuclei board init \n");
    /* Initialize SOC */
    object_initialize_child(OBJECT(machine), "soc", &s->soc, TYPE_NUCLEI_HBIRD_SOC);
    qdev_realize(DEVICE(&s->soc), NULL, &error_abort);
static void nuclei machine instance init(Object *obj)
    qemu log(">>nuclei machine instance init \n");
static void nuclei machine class init(ObjectClass *oc, void *data)
    qemu log(">>nuclei machine class init \n");
    MachineClass *mc = MACHINE CLASS(oc);
    mc->desc = "Nuclei HummingBird Evaluation Kit";
    mc->init = nuclei board init;
                                      static const TypeInfo nuclei_machine_typeinfo = {
                                          .name = MACHINE_TYPE_NAME("hbird_fpga"),
                                          .parent = TYPE_MACHINE,
                                          .class_init = nuclei_machine_class_init,
                                          .instance init = nuclei machine instance init,
                                          .instance size = sizeof(NucleiHBState),
                                     };
                                      static void nuclei_machine_init_register_types(void)
                                          type_register_static(&nuclei_machine_typeinfo);
```

type\_init(nuclei\_machine\_init\_register\_types)





# 空Machine创建

第一步: 定义设备

> 第二步: SOC设备注册

第三步: Machine 设备注册

> 第五步: 运行

第四步: 修改编译文件

#### hw/riscv/Kconfig

config NUCLEI\_N
bool
select MSI\_NONBROKEN
select UNIMP

配置编译

#### hw/riscv/meson.build

```
riscv_ss = ss.source_set()
riscv_ss.add(files('boot.c'), fdt)
riscv_ss.add(files('numa.c'))
riscv_ss.add(files('riscv_hart.c'))
.....
riscv_ss.add(when: 'CONFIG_NUCLEI_N', if_true: files('nuclei_n.c'))
riscv_ss.add(when: 'CONFIG_NUCLEI_U', if_true: files('nuclei_u.c'))
hw_arch += {'riscv': riscv_ss}
```

#### 编译参数:

./configure --target-list=riscv32-softmmu,riscv64-softmmu,riscv32-linux-user,riscv64-linux-user make -j \$(nproc)





virt

#### 空Machine创建

第一步: 定义设备

SOC设备注册

第三步: Machine 设备注册

修改编译文件

第五步: 运行

\$./build/qemu-system-riscv32 -M? >>nuclei soc class init >>nuclei machine\_class\_init Supported machines are: hbird\_fpga Nuclei HummingBird Evaluation Kit none empty machine RISC-V Board compatible with OpenTitan opentitan sifive e RISC-V Board compatible with SiFive E SDK RISC-V Board compatible with SiFive U SDK sifive u spike RISC-V Spike board (default) RISC-V VirtIO board virt \$ ./build/qemu-system-riscv64 -M? >>nuclei\_soc\_class\_init >>nuclei machine class init Supported machines are: Nuclei HummingBird Evaluation Kit hbird\_fpga microchip-icicle-kit Microchip PolarFire SoC Icicle Kit empty machine none nuclei u RISC-V NUCLEI U Board sifive e RISC-V Board compatible with SiFive E SDK RISC-V Board compatible with SiFive U SDK sifive u spike RISC-V Spike board (default) RISC-V VirtIO board

运行测试

\$./build/gemu-system-riscv64 -nographic -M hbird fpga >>nuclei\_soc\_class\_init >>nuclei machine class init >>nuclei\_machine\_instance\_init >>nuclei board init >>nuclei\_soc\_init >>nuclei soc realize QEMU 5.2.90 monitor - type 'help' for more information (gemu) info gom-tree /machine (hbird fpga-machine) /peripheral (container) /peripheral-anon (container) /soc (riscv.nuclei.hbird.soc) /unattached (container) /io[0] (memory-region) /sysbus (System) /system[0] (memory-region)





#### 打印流程: Machine创建过程 >>nuclei soc class init >>nuclei machine class init >>nuclei\_machine\_instance\_init 过程简析 gemu\_add\_opts(&gemu\_machine\_opts); >>nuclei\_board\_init >>nuclei soc init main() module call init(MODULE INIT OPTS); >>nuclei\_soc\_realize qemu\_init qemu\_init\_subsystems(); module\_call\_init(MODULE\_INIT\_QOM); qemu\_main\_loop gemu cleanup qemu\_create\_machine(select\_machine()); >>nuclei\_soc\_class\_init object\_class\_get\_list >>nuclei\_machine\_class\_init find\_default\_machine qemu\_opt\_get(opts, "type"); machine\_parse(optarg, machines) object\_new\_with\_class type\_initialize ti->class\_init object\_initialize\_with\_type object\_init\_with\_type >>nuclei\_machine\_instance\_init >>nuclei\_soc\_init >>nuclei\_soc\_realize ti->instance\_init >>nuclei\_board\_init qemu\_init\_board object initialize child ti->instance\_init machine\_run\_board\_init(current\_machine) machine class->init(machine); nuclei\_soc\_realize qdev\_realize





# 下节课内容:

# CPU虚拟化

- ➤ RISCV CPU实现分析
- ➤ 新RISCV CPU建立
- ➤ CSR寄存器实现添加
- > TCG原理与指令翻译
- ➤ DecodeTree与指令添加





# 谢谢

wangjunqiang@iscas.ac.cn