







1 APPLIANCE CONNECTOR / PROTECTED INPUTS





2 POWER COMBINING -> AP63205 / TERMINAL +5V





3 3.3V REGULATOR

4 ESP32-C3 / UART



5 USB-C / ESD / USB DATA



DESIGN REVIEW NOTES
Pin 1 has priority when both appliance inputs are present; blocking diodes prevent cross-feed.
AP63205 output is nominal +5V and requires source headroom; validate all eight source states current-limited.
USB-C VBUS is isolated from appliance input; verify enumeration and no backfeed on prototype.
U9/U10 Q0D pin 5: NC. DNP/exclude states and source metadata are retained.