i960™ SA/SB Microprocessor Reference Manual

1991

Order Number: 270929-003



LITERATURE

To order Intel literature or obtain literature pricing information in the U.S. and Canada call or write Intel Literature Sales. In Europe and other international locations, please contact your *local* sales office or distributor.

INTEL LITERATURE SALES P.O. Box 7641 Mt. Prospect, IL 60056-7641 In the U.S. and Canada call toll free (800) 548-4725

This 800 number is for external customers only.

CURRENT HANDBOOKS

Product line handbooks contain data sheets, application notes, article reprints and other design information. All handbooks can be ordered individually, and most are available in a pre-packaged set in the U.S. and Canada.

TITLE	INTEL ORDER NUMBER	ISBN
SET OF TEN HANDBOOKS (Available in U.S. and Canada)	231003	N/A
CONTENTS LISTED BELOW FOR INDIVIDUAL ORD	ERING:	
EMBEDDED CONTROLLERS & PROCESSORS (2 volume set)	270645	1-55512-140-3
MEMORY PRODUCTS	210830	1-55512-144-6
MICROCOMMUNICATIONS	231658	1-55512-148-9
MICROCOMPUTER PRODUCTS	280407	1-55512-143-8
MICROPROCESSORS	230843	1-55512-150-0
MULTIMEDIA & SUPERCOMPUTING PROCESSORS	272084	1-55512-149-7
PACKAGING	240800	1-55512-145-4
PERIPHERAL COMPONENTS	296467	1-55512-146-2
PRODUCT OVERVIEW (A guide to Intel Architectures and Applications)	210846	1-55512-142-x
PROGRAMMABLE LOGIC	296083	1-55512-147-0
ADDITIONAL LITERATURE: (Not included in handbook set)		
AUTOMOTIVE HANDBOOK	231792	1-55512-125-x
COMPONENTS QUALITY/RELIABILITY	210997	1-55512-132-2
CUSTOMER LITERATURE GUIDE	210620	N/A
EMBEDDED APPLICATIONS	270648	1-55512-123-3
INTERNATIONAL LITERATURE GUIDE (Available in Europe only)	E00029	N/A
MILITARY HANDBOOK (2 volume set)	210461	1-55512-126-8
SYSTEMS QUALITY/RELIABILITY	231762	1-55512-046-6
HANDBOOK DIRECTORY (Index of all data sheets contained in the handbooks)	241197	N/A

LITINCOV/091091

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel products:

287, 376, 386, 387, 486, 4-SITE, Above, ACE51, ACE96, ACE186, ACE196, ACE960, ActionMedia, BITBUS, Code Builder, COMMputer, CREDIT, Data Pipeline, DVI, ETOX, FaxBACK, Genius, i, ¹, i486, i750, i860, i960, ICE, iCEL, ICEVIEW, iCS, iDBP, iDIS, I²ICE, iLBX, iMDDX, iMMX, Inboard, Insite, Intel, int_el, Intel386, int_eIBOS, Intel Certified, Intelevision, int_eligent Identifier, int_eligent Programming, Intellec, Intellink, iOSP, iPAT, iPDS, iPSC, iRMK, iRMX, iSBC, iSBX, iSDM, iSXM, Library Manager, MAPNET, MCS, Megachassis, MICROMAINFRAME, MULTI CHANNEL, MULTIMODULE, MultiSERVER, NETPORT, ONCE, OpenNET, OTP, Pro750, PROMPT, Promware, QUEST, QueX, Quick-Erase, Quick-Pulse Programming, READY-LAN, RMX/80, RUPI, SatisFAXtion, Seamless, SLD, SugarCube, SUPERCHARGER, SX, The Computer Inside, ToolTalk, UNIPATH, UPI, VAPI, Visual Edge, VLSiCEL, WYPIWYF, and ZapCode, and the combination of ICE, iCS, iRMX, iSBC, iSBX, iSXM, MCS, or UPI and a numerical suffix.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

CHMOS and HMOS are patented processes of Intel Corp.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation Literature Sales P.O. Box 7641 Mt. Prospect, IL 60056-7641

©INTEL CORPORATION 1991

CHAPTER 1 GUIDE TO THIS MANUAL	
	1.0
Chapter Overview	
Notation and Terminology	1-4
Reserved and Preserved	
Set and Clear	
Instruction Set Extensions	1-4
CHAPTER 2	
INTRODUCTION TO i960™ ARCHITECTURE	
An Embedded 32-Bit Architecture From Intel	2-1
High Performance Program Execution	2-2
Load and Store Model	2-2
On-Chip Caching of Code and Data	2-2
Overlapped Instruction Execution	2-3
Single-Clock Instructions	2-3
Efficient Interrupt Model	2-4
Simplified Programming Environment	
Highly Efficient Procedure Call Mechanism	
Versatile Instruction Set and Addressing	
Extensive Fault Handling Capability	
Debugging and Monitoring	2-5
Support for Architectural Extensions.	2-5
Extensions Included in the 80960SA/SB Processors	2-5
On-Chip Floating Point	2-6
Overview of the Execution Environment.	2-6
Address Space	
Register Model	
Global Registers	
Floating-Point Registers	
Local Registers	2-1
Register Alignment	2-1
Register Scoreboarding	2-1
Instruction Pointer	2-1
Arithmetic Controls	
Initializing and Modifying the Arithmetic Controls	2-1
Functions of the Arithmetic-Controls Bits	2.1
Condition-Code Flags	
Arithmetic-Status Flags	
No-Imprecise-Faults Flag	4-1' 2 1
Integer-Overflow Flag and Mask	2-1
Floating-Point Flags and Masks (809605B Only)	۲- ۱
Floating-Point-Normalizing-Mode Flag (80960SB Only)	2-1
i idating-rount-nounding Control (6036036 Cilly)	2 -1

Process and Trace Controls Instruction Caching System Architecture Overview of the 80960SA/SB Processor System Architecture 80960SA/SB Processor and the Bus Memory Module I/O Module	. 2-18 . 2-19 . 2-19 . 2-20 . 2-21
CHAPTER 3 PROCESSOR MANAGEMENT AND INITIALIZATION	
Overview of Processor-Management Facilities	ე_1
Instruction List	
System Data Structures	3-2
Interrupts	3-2
Faults	3-3
Process Controls	3-3
Changing the Process Controls	3-4
Priorities.	
Program States.	
Executing and Interrupted State	3-5
Stopped State	3-5
Instruction Suspension	3-6
Memory Requirements	3-6
Memory Restrictions	. 3-7
Software Requirements for Processor Management	
Processor Initialization	3-9
Initial Memory Image	3-9
Check-Sum Words	
System Address Table	
Processor Control Block	3-12
Initialization Code	
Changing the Initial Memory Image	3-13
Building a Memory Image	
Typical Initialization Scenario	3-14
First Stage of Initialization	3-14
80960SA/SB Self-Test	3-16
Scope of Self-Test	3-16
Test Algorithm and Operation	3-17
Second Stage of Initialization.	3-17
CHAPTER 4	
PROCEDURE CALLS	
Types of Procedure Calls	
Call/Return Mechanism	
Local Registers and the Procedure Stack	
Procedure Linking Information	. 4-3
Frame Pointer	. 4-3
Stack Pointer	
Padding Area	. 4-5

Previous-Frame Pointer	4-5
Return Status and Prereturn-Trace Information	
Return-Instruction Pointer	
Mapping the Local Registers to the Procedure Stack	
Local Call	
Local Call Operation	
Local Return Operation	
Parameter Passing	
Passing Parameters in Global Registers	4-9
Passing Parameters in an Argument List	4-9
Passing Parameters Through the Stack	
System Call.	
System-Procedure Table	
Procedure Entries.	
Supervisor Stack Pointer	
Trace Control Flag	
System Call to a Local Procedure	4-13
User-Supervisor Protection Model	
User and Supervisor Modes	
Supervisor Calls	4-14
Supervisor Stack	
Hints on Using the User-Supervisor Protection Model	
Branch and Link	
CHAPTER 5 INTERRUPTS	
Overview of the Interrupt Facilities	5-1
Software Requirements for Interrupt Handling	
Vectors and Priority.	
Interrupt Table	
Interrupt Handler Procedures	
Interrupt Stack	
Interrupt Handling Actions	5-5
Receiving an Interrupt	
Servicing an Interrupt	
Executing-State Interrupt	5-6
Interrupted-State Interrupt	
Interrupt Record	
Pending Interrupts	
Posting Pending Interrupts	
Checking for Pending Interrupts	
Handling Pending Interrupts	
Signaling Interrupts	5-11
Interrupts From Interrupt Pins	
IAC Interrupts	
Interrupt Latency	5-13

int_el_®

CHAPTER 6	
FAULTS	
Overview of the Fault-Handling Facilities	
Fault Types	6-1
Fault-Handling Method	6-3
Multiple Fault Conditions	6-3
Software Requirements for Handling Faults	6-4
Fault Table	6-4
Location of the Fault Table in Memory	6-4
Fault-Table Entries	
Trace-Fault Handling	6-6
Fault-Handler Procedures	6-7
Possible Fault-Handler Actions	6-7
Program and Instruction Resumption Following a Fault	6-8
Returning With Resumption	6-9
Returning Without Resumption	6-9
Aborting a Program	6-10
Fault Controls	6-10
Faults and Interrupts	6-11
Generating a Fault	. 6-11
Explicit Generation of Faults	6-11
Fault Record	
Saved Instruction Pointer.	6-13
Resumption Record.	
Location of the Fault and Resumption Records	. 6-13
Fault Handling Action.	6-13
Local Call/Return	. 6-15
Local Procedure-Table Call/Return	6-15
Supervisor Call/Return	
Trace-Fault-Handler Procedure-Table Call/Return	6-17
Precise and Imprecise Faults	
Fault Reference.	6-19
Fault Reference Notation.	6-19
Fault Type and Subtype	
Function	6-19
Fault Record	6-20
Saved IP.	6-20
Program State Changes	6-20
Arithmetic Faults	6-21
Constraint Faults	
Floating-Point Faults	
Operation Faults	
Protection Faults	• •
Trace Faults	
Type Faults	• •
I VAC I CAUTO I I I I I I I I I I I I I I I I I I I	

CHAPTER 7 DEBUGGING									
									7 4
Overview of the Trace-Control Facilities	• • •				•	• •		• •	7-1
Required Software Support for Tracing									
Trace-Controls Word									
Trace-Enable and Trace-Fault-Pending Flags	• • •				•	• •		•	/-こ フロ
Trace Control on Supervisor Calls									
Trace Modes									
Branch Trace									
Call Trace									
Return Trace									
Prereturn Trace									
Supervisor Trace									
Breakpoint Trace									
Signaling a Trace Event	• • •	• •	• •		•			•	7-0 7-7
Traco-Handling Action	• • •	• •			•			• -	/-/ 7 7
Trace-Handling Action	• • •	• •	• •		•	• •		•	/-/ 7 0
Normal Handling of Trace Events	• • •	• •			•		• •	• -	/-0 7 0
Prereturn-Trace Handling	• • •		• •		•			• -	/-0 7 0
Tracing and Interrupt Handlers	• • •	• •	• •		•	• •	• •	•	/-0 7 0
Tracing and Fault Handlers	• • •	• •	• •		•	• •		•	7-0
CHAPTER 8									
DATA TYPES AND ADDRESSES									
Data Types								•	Ω_1
Integers									
Ordinals									
Reals									
Bits and Bit Fields		• •	• •	• •	•	• •	• •		8-3 2-0
Decimals									
Triple and Quad Words	• • • •	• •	• •	• •	•	• •	• •	. (9-0 8-1
Byte, Word, and Bit Addressing		• •	. • •		•		• •	. (8-4
Literals									8-5
Register Addressing							• •	•	8-5
Memory-Addressing Modes							• •	•	8-5
							• •	•	8-6
Absolute		• •	• •	• •	•	• •	• •		8-7
Register Indirect with Index									6-7 8-7
									8-7 8-7
Index with Displacement	• • • •	• •			•	• •			-
IP with Displacement								. 8	
Examples	• • • •	• •	• •		•		• •		D-0

intel®

CHAPIER 9	
INSTRUCTION SET	
Instruction Formats	9-1
Assembly-Language Format	9-1
Machine Formats	
Instruction Groups	
Data Movement.	
Load	
Store.	
Move.	
Load Address	
Arithmetic	
Add, Subtract, Multiply, and Divide	
Extended Arithmetic	
Demainder and Madula	3- 0
Remainder and Modulo.	
Shift and Rotate.	9-0
Logical	9-9
Bit and Bit Field	9-9
Bit Operations.	9-10
Bit-Field Operations	9-10
Byte Operations	9-10
Conversion	
Comparison	
Compare and Conditional Compare	9-11
Compare and Increment or Decrement	9-12
Branch	
Unconditional Branch	9-12
Conditional Branch	
Compare and Branch	
Test Condition Codes	
Call and Return	
Conditional Faults	9-15
Debug	
Atomic Instructions	
Processor Management	9-17 9-17
80960SA/SB Non-Floating-Point Instruction Set Extensions	9-17 Q-17
Synchronous Load and Move	
Decimal	
Instruction Reference.	
Notation	
Alphabetic Reference.	
Description	
Action	
Faults	
Example	
Opcode and Instruction Format	
See Also	9-23
Instructions	0-23



FLOATING-POINT INSTRUCTIONS	
	10 1
Introducing the 80960SA/SB Floating-Point Architecture	10-1
Real Numbers and Floating-Point Format	10-2
Real Number System.	. 10-2
Floating-Point Format	
Normalized Numbers	
Biased Exponent	. 10-4
Real Number and Non-Number Encodings	
Signed Zeros	. 10-5
Signed, Nonzero, Finite Values	
Denormalized Numbers	
Signed Infinities	
NaNs	
Real Data Types	. 10-8
Execution Environment for Floating-Point Operations	. 10-10
Registers	. 10-10
Loading and Storing Floating-Point Values	. 10-11
Moving Floating-Point Values	
Arithmetic Controls	. 10-12
Normalizing Mode	
Rounding Control	10-14
Instruction Format	
Instruction Operands	
Summary of Floating-Point Instructions	
Data Movement.	
Data-Type Conversion	
Basic Arithmetic.	. 10-19
Comparison, Branching, and Classification	10-20
Trigonometric	
Pi	
Logarithmic, Exponential, and Scale	10-21
Arithmetic Versus Nonarithmetic Instructions	
Operations On NaNs	. 10-23
Exceptions and Fault Handling	. 10-22
Fault Handler	
Floating-Reserved-Encoding Exception	. 10-25
Floating-Invalid-Operation Exception	. 10-26
Floating-Zero-Divide Exception	. 10-27
Floating-Overflow Exception	. 10-27
Floating-Overflow Mask Set	. 10-27
Floating-Overflow Mask Clear	. 10-28
Floating-Underflow Exception	. 10-28
Floating-Underflow Mask Set	. 10-28
Floating-Underflow Mask Clear	. 10-29
Floating-Inexact Exception	. 10-29
Floating-Point Underflow Condition	. 10-30

CHA	PTER 11	
IAC		
Intro	luction to IAC Messages	1-1
IAC I	Message Format	1-1
Softv	are Requirements for Handling IACs	1-2
Sum	nary of IAC Messages	1-3
IAC I	Message Reference	1-3
	Interrupt	1-4
	Purge Instruction Cache	
	Reinitialize Processor	
	Set Breakpoint Register	1-7
	Store System Base	1-8
	Test Pending Interrupts	1-9
CHA	PTER 12	
	60SA/SB BUS	
	view of the 80960SA/SB Bus	2-1
	Bus States	
Rus	Signal Groups	2-3
Dus	Address/Data	2-4
	Control	2-4
Rus	Fransactions	2-9
Dus	Clock Signal.	2-9
	Basic Read	2-0
	Write Transaction.	2-11
	Burst Transactions	2-12
Timi	Durst Hansactions	12-12 19-17
I IITTIII	ng Generation	12-14
	80960SA/SB Clock Requirements	12-16
	Clock Generation	2-10
A 1. '	Open-Drain Pull-ups	12-10
Arbit	ration	2- <i> </i>
	State Diagram.	2-1/
	Arbitration Timing	12-16
Inter	rupts	
		2-20
	Comig an External interrupt continuity in the continuity of the co	12-21
	Cyricin crinzation, , , , , , , , , , , , , , , , , , ,	12-23
	i la	12-23
Rese	talla lillianii andii, , , , , , , , , , , , , , , , , , ,	12-24
		2-24
	Reset Timing Generation	12-24
		12-25
	Signals	12-26

CHAPTER 13									
TYPICAL SYSTEM									
Introduction									13-1
Block Diagram									
Memory Optimization									
Interleaved Memory									13-9
Common Subsystems	• • •			•	•		•	•	13-9
System Clock		• •	• •	•	•	• •	• •	•	13-9
Reset		• •	• •	• •	•	• •	• •	•	13-11
Address Latch									
Bus Buffers and Transceivers		• •	• •	• •	•	• •	• •	•	13-12
High Performance DRAM Example									
High Performance EPROM Example									
I/O Subsystem Example									
			• •	• •	•	• •	• •	•	13-23
APPENDIX A INSTRUCTION QUICK REFERENCE Instruction Quick Reference Instruction List by Assembler Mnemonic Instruction List by Opcode CTRL Format COBR Format MEM Format REG Format					•	· · · · · · · · · · · · · · · · · · ·			A-2 A-7 A-7 A-8 A-9
APPENDIX B MACHINE-LEVEL INSTRUCTION FORMATS									D 1
General Instruction Format.									
REG Format									
COBR Format.									
CTRL Format									
MEM Format									
MEMA Format Addressing									
MEMB Format Addressing									B-7

int_el_®

INSTRUCTION TIMING	
Introduction	. C-1
Internal Structure of the 80960SA/SB Processor	. C-1
Bus Control Logic	
Instruction Fetch Unit and Instruction Cache	C-2
Instruction Decoder	
Simple Instructions	C-4
Floating Point Instructions	C-4
Branch and Fault-If Instructions	. C-4
Complex Instructions	C-5
Load and Store Instructions	. C-5
Micro-Instruction Sequencer and ROM	
Instruction Execution Unit	
Register Bypassing	
Floating Point Unit (80960SB Only)	. C-8
Execution Times	. C-8
Execution Times for the i960 Architecture Instructions	
Logical Instructions	
Bit Instructions.	C-10
Register Moves	
Integer and Ordinal Arithmetic and Comparisons	C-12
Multiply and Divide Instructions.	
Branching	
Call/Return Instructions	
Load Instructions	
Store Operations	
Execution Times for the Extended Instructions	C-18
Decimal Instructions	
Floating-Point Instructions	
Floating-Fount instructions	. C-16
APPENDIX D	
INITIALIZATION CODE	
Overview	D-1
Example Code	
APPENDIX E	
REGISTER AND DATA STRUCTURE SUMMARY	
Summary of System Data Structures	. E-1
Execution Environment	. E-2
Processor Management	. E-5
Interrupt Handling	
Fault Handling	
Trace Control	E-12
IACs	F-12

	ENDIX F	
	RTABLE SOFTWARE	
	tecture Restrictions	
	GN Parameter	
Bour	idary Alignment	F-2
	s	
	ory	
	rupts	
Broa	lization	Γ-∠ Γ 2
	kpoints	
	Pin	
Look		
	ENDIX G 60SA/SB SIGNAL REFERENCE	
	ENDIX H 60SA/SB-27960KX BURST EPROM INTERFACE	
	duction	H-1
Bene	efits of Using the 27960	H-1
Inter	facing the 27960 to the 80960SA/SB	H-2
PLD/	PAL Logic	H-3
Cloc	k by Clock Description of Burst Mode Read	H-4
Wav	eform Example	H-4
Cond	clusion	H-5
	Figures	
9 _1	Execution Environment	9 _7
2-1. 2-2	Registers Available to a Single Procedure.	2-7 2-0
	Arithmetic Controls (80960SA)	
2-4.	Arithmetic Controls (80960SB)	 2-13
2-5.	Basic 80960 System Configuration	2-20
3-1.	Process-Controls Word	
3-2.	Initial Memory Image	3-10
	Algorithm for First Stage of Initialization Procedure	
3-4.	Initialization Flow Chart	3-15
	Local Registers and Procedure Stack	
	Procedure Stack Structure	
	System Call Mechanism	
	System-Procedure Table Structure	
ე-I. ნე	Interrupt Table	5-4 5-7
ა-ა. 6₌1	Interrupt-Control Register	IJ- I I 6-E
		บ-ว ६₋1 <i>ว</i>



6-3. Storage of the Fault and Resumption Records on the Stack	6-14
7-1. Trace-Controls Word	
8-1. Integer, Ordinal, and Bit Field Format	
8-2. Decimal Format	8-4
10-1. Binary Number System	10-2
10-2. Binary Floating-Point Format	10-3
10-3. Real Numbers and NaNs	10-6
10-4. Real-Number Formats	10-8
10-5. Storage of Real Values in Global and Local Registers	
10-6. Interaction of Floating Underflow and Inexact Exceptions	
11-1. IAC Message Format	11-2
12-1. Basic Bus States	
12-2. Bus Signal Groups	
12-3. Byte Enable Timing Diagram	
12-4. Clock Relationships	12-9
12-5. 80960SA/SB Processor Read Transaction	
12-6. 80960SA/SB Processor Write Transaction	12-12
12-7. Processor 4-word Burst Read Transaction	
12-8. Processor 2-word Burst Write Transaction With Wait States	
12-9. CLK2 Edges	
12-10. Bus States with Arbitration.	
12-11. Arbitration Timing Diagram for a Bus Master	
12-12. Timing Diagram for Interrupt Acknowledge Transaction	
12-13. RESET Signal Timing Relationship	
12-14. Asynchronous RESET Circuit	12-25
12-15. Timing Diagram for Reset Generation	
13-1. System Block Diagram	12-21
13-2. 1 Meg X 4 Single Read/Write Cycle	
13-3. Fast Page Mode Read Cycle	
13-4. 80960SA/SB Timing in Burst Mode (Read Cycle Shown)	13-6
13-5. Processor vs. Memory Signals 5 Byte Burst	13-8
13-6. Clock and Reset Block Diagram	
13-7. Clock and Reset Timing	13-11
13-8. Address Latch	
13-9. Bus Buffers and Transceivers	
13-10. DRAM Subsystem Block Diagram.	
13-11. DRAM Address Section	
13-12. DRAM Control State Diagram	13-18
13-13. DRAM Access and Refresh State Diagram	
13-14. DRAM Refresh Timing	
13-15. EPROM Subsystem Block Diagram	13-21
13-16. EPROM Subsystem Timing	
13-17. I/O Subsystem	
13-18. I/O State Diagram	
13-19. I/O Timing Diagram	
13-20. Counter/Timer Block Diagram	
13-21. Counter/Timer Timing	
B-1. Instruction Formats	B-2

C-1. Block Diagram of the 80960SA/SB Processor	. C-9
Completion of Store Instruction E-1. Arithmetic Controls (80960SA) (Chapter 2) E-2. Arithmetic Controls (80960SB) (Chapter 2) E-3. Registers Available to a Single Procedure (Chapter 2) E-4. Procedure Stack Structure (Chapter 4) E-5. Process Controls (Chapter 3) E-6. Initial Memory Image (Chapter 3) E-7. Interrupt Table (Chapter 5). E-8. Interrupt Record on Stack (Chapter 5). E-9. Fault Record (Chapter 6). E-10. Fault Table and Fault-Table Entries (Chapter 6). E-11. Fault Record on Stack (Chapter 6). E-12. Trace Controls (Chapter 7) E-13. IAC Message Format (Chapter 11). H-1. Example 80960SA/SB - 27960K1-16 Interface H-2. 27960KX Waveforms for a Full 16-byte Burst Read	. E-2 . E-3 . E-4 . E-5 . E-6 . E-7 . E-8 . E-9 . E-10 . E-11 . E-12 . H-3
Tables	
1-1. Chapters of Interest to Specific Users 2-1. Condition Codes for True or False Conditions 2-2. Condition Codes for Inequality Conditions. 2-3. Encoding of Arithmetic-Status Field 2-4. Encoding of Floating-Point-Rounding-Control Panel 3-1. ROM and RAM Resident Data Structures 4-1. Encoding of Return Status Field 4-2. Encodings of Entry Type Field in System Procedure Table Entry 5-1. Interrupt Latencies 5-2. Constituent Parts of the Base Latency. 5-3. Special Case Latencies. 6-1. Fault Types and Subtypes 6-2. Fault Flags or Masks 8-1. Integer, Ordinal, and Bit Field Range 8-2. Addressing Modes 9-1. Summary of the 80960 Instruction Set. 9-2. Summary of the 80960SA/SB Instruction-Set Extensions 9-3. Arithmetic Operations. 10-1. Real-Number Notation 10-2. Denormalization Process 10-3. Real Numbers and NaN Encodings 10-4. Arithmetic Controls Used in Floating-Point Operations 10-5. Rounding of Positive Numbers 10-7. Rounding of Negative Numbers 10-7. Rounding of ONaN Results	2-14 2-15 2-16 2-18 3-14 4-6 4-12 5-13 5-14 5-15 6-2 6-10 8-2 8-6 9-3 9-4 10-7 10-15 10-15



11-1. IAC Messages	11-3
12-1. Summary of Bus Signals	12-8
12-2. RESET Initialization Conditions	
13-1. Typical I/O Port Device Requirements	
B-1. Encoding of Src1 and Src2 Fields in REG Format	B-3
B-2. Encoding of Src/Dst Field in REG Format	
B-3. Addressing Modes for MEM Format Instructions	
B-4. Encoding of Scale Field	
C-1. Registers Scoreboarded According to Registers Referenced	C-7
C-2. Logical Instruction Timing	C-10
C-3. Bit Instruction Timing	
C-4. Scan and Span Bit Instruction Timing	C-11
C-5. Move Instruction Timing	
C-6. Integer and Ordinal Arithmetic and Comparison Instruction Timing	
C-7. Multiply and Divide Instruction Timing	C-13
C-8. Multiply/Divide Execution Times Based on Significant Bits	
C-9. Branch Instruction Timing	
C-10. Effective-Address Calculation Times	
C-11. Decimal Instruction Timing	C-18
C-12. Simple Floating-Point Instruction Timing	
C-13. Complex Floating-Point Instruction Timing.	
H-1. Comparison of EPROM Performance for a 16MHz 80960SA/SB System.	