

i960™ SA/SB Microprocessor Reference Manual



LITERATURE

To order Intel literature or obtain literature pricing information in the U.S. and Canada call or write Intel Literature Sales. In Europe and other international locations, please contact your *local* sales office or distributor.

INTEL LITERATURE SALES
P.O. Box 7641
Mt. Prospect, IL 60056-7641

In the U.S. and Canada
call toll free
(800) 548-4725

This 800 number is for external customers only.

CURRENT HANDBOOKS

Product line handbooks contain data sheets, application notes, article reprints and other design information. All handbooks can be ordered individually, and most are available in a pre-packaged set in the U.S. and Canada.

TITLE	INTEL ORDER NUMBER	ISBN
SET OF TEN HANDBOOKS (Available in U.S. and Canada)	231003	N/A

CONTENTS LISTED BELOW FOR INDIVIDUAL ORDERING:

EMBEDDED CONTROLLERS & PROCESSORS (2 volume set)	270645	1-55512-140-3
MEMORY PRODUCTS	210830	1-55512-144-6
MICROCOMMUNICATIONS	231658	1-55512-148-9
MICROCOMPUTER PRODUCTS	280407	1-55512-143-8
MICROPROCESSORS	230843	1-55512-150-0
MULTIMEDIA & SUPERCOMPUTING PROCESSORS	272084	1-55512-149-7
PACKAGING	240800	1-55512-145-4
PERIPHERAL COMPONENTS	296467	1-55512-146-2
PRODUCT OVERVIEW (A guide to Intel Architectures and Applications)	210846	1-55512-142-x
PROGRAMMABLE LOGIC	296083	1-55512-147-0

ADDITIONAL LITERATURE:

(Not included in handbook set)

AUTOMOTIVE HANDBOOK	231792	1-55512-125-x
COMPONENTS QUALITY/RELIABILITY	210997	1-55512-132-2
CUSTOMER LITERATURE GUIDE	210620	N/A
EMBEDDED APPLICATIONS	270648	1-55512-123-3
INTERNATIONAL LITERATURE GUIDE (Available in Europe only)	E00029	N/A
MILITARY HANDBOOK (2 volume set)	210461	1-55512-126-8
SYSTEMS QUALITY/RELIABILITY	231762	1-55512-046-6
HANDBOOK DIRECTORY (Index of all data sheets contained in the handbooks)	241197	N/A

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel products:

287, 376, 386, 387, 486, 4-SITE, Above, ACE51, ACE96, ACE186, ACE196, ACE960, ActionMedia, BITBUS, Code Builder, COMMputer, CREDIT, Data Pipeline, DVI, ETOX, FaxBACK, Genius, i, i⁴, i486, i750, i860, i960, ICE, iCEL, ICEVIEW, iCS, iDBP, iDIS, i²ICE, iLBX, iMDDX, iMMX, Inboard, Insite, Intel, i^{ntel}, Intel386, i^{ntel}BOS, Intel Certified, Intelvision, i^{ntel}l^{ig}ent Identifier, i^{ntel}l^{ig}ent Programming, Intellec, Intellink, iOSP, iPAT, iPDS, iPSC, iRMK, iRMX, iSBC, iSBX, iSDM, iSXM, Library Manager, MAPNET, MCS, Megachassis, MICROMAINFRAME, MULTI CHANNEL, MULTIMODULE, MultiSERVER, NETPORT, ONCE, OpenNET, OTP, Pro750, PROMPT, Promware, QUEST, QueX, Quick-Erase, Quick-Pulse Programming, READY-LAN, RMX/80, RUPI, SatisFAXtion, Seamless, SLD, SugarCube, SUPERCHARGER, SX, The Computer Inside, ToolTalk, UNIPATH, UPI, VAPI, Visual Edge, VLSiCEL, WYPIWYF, and ZapCode, and the combination of ICE, iCS, iRMX, iSBC, iSBX, iSXM, MCS, or UPI and a numerical suffix.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

CHMOS and HMOS are patented processes of Intel Corp.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation
Literature Sales
P.O. Box 7641
Mt. Prospect, IL 60056-7641

TABLE OF CONTENTS

CHAPTER 1

GUIDE TO THIS MANUAL

Chapter Overview	1-2
Notation and Terminology	1-4
Reserved and Preserved.	1-4
Set and Clear.	1-4
Instruction Set Extensions	1-4

CHAPTER 2

INTRODUCTION TO i960™ ARCHITECTURE

An Embedded 32-Bit Architecture From Intel	2-1
High Performance Program Execution	2-2
Load and Store Model	2-2
On-Chip Caching of Code and Data	2-2
Overlapped Instruction Execution	2-3
Single-Clock Instructions.	2-3
Efficient Interrupt Model	2-4
Simplified Programming Environment.	2-4
Highly Efficient Procedure Call Mechanism	2-4
Versatile Instruction Set and Addressing	2-4
Extensive Fault Handling Capability.	2-5
Debugging and Monitoring.	2-5
Support for Architectural Extensions.	2-5
Extensions Included in the 80960SA/SB Processors	2-5
On-Chip Floating Point.	2-6
Overview of the Execution Environment.	2-6
Address Space	2-8
Register Model	2-8
Global Registers	2-8
Floating-Point Registers	2-10
Local Registers.	2-10
Register Alignment	2-10
Register Scoreboarding	2-11
Instruction Pointer	2-11
Arithmetic Controls	2-12
Initializing and Modifying the Arithmetic Controls	2-13
Functions of the Arithmetic-Controls Bits	2-14
Condition-Code Flags.	2-14
Arithmetic-Status Flags.	2-15
No-Imprecise-Faults Flag.	2-16
Integer-Overflow Flag and Mask.	2-17
Floating-Point Flags and Masks (80960SB Only)	2-17
Floating-Point-Normalizing-Mode Flag (80960SB Only)	2-17
Floating-Point-Rounding Control (80960SB Only).	2-17

Process and Trace Controls	2-18
Instruction Caching	2-18
System Architecture	2-19
Overview of the 80960SA/SB Processor System Architecture	2-19
80960SA/SB Processor and the Bus	2-20
Memory Module	2-21
I/O Module	2-21

CHAPTER 3

PROCESSOR MANAGEMENT AND INITIALIZATION

Overview of Processor-Management Facilities	3-1
Instruction List	3-1
System Data Structures	3-2
Interrupts	3-2
Faults	3-3
Process Controls	3-3
Changing the Process Controls	3-4
Priorities	3-5
Program States	3-5
Executing and Interrupted State	3-5
Stopped State	3-5
Instruction Suspension	3-6
Memory Requirements	3-6
Memory Restrictions	3-7
Software Requirements for Processor Management	3-8
Processor Initialization	3-9
Initial Memory Image	3-9
Check-Sum Words	3-9
System Address Table	3-11
Processor Control Block	3-12
Initialization Code	3-13
Changing the Initial Memory Image	3-13
Building a Memory Image	3-13
Typical Initialization Scenario	3-14
First Stage of Initialization	3-14
80960SA/SB Self-Test	3-16
Scope of Self-Test	3-16
Test Algorithm and Operation	3-17
Second Stage of Initialization	3-17

CHAPTER 4

PROCEDURE CALLS

Types of Procedure Calls	4-1
Call/Return Mechanism	4-1
Local Registers and the Procedure Stack	4-3
Procedure Linking Information	4-3
Frame Pointer	4-3
Stack Pointer	4-5
Padding Area	4-5

Previous-Frame Pointer	4-5
Return Status and Prereturn-Trace Information	4-5
Return-Instruction Pointer	4-6
Mapping the Local Registers to the Procedure Stack.	4-7
Local Call	4-8
Local Call Operation	4-8
Local Return Operation.	4-8
Parameter Passing.	4-9
Passing Parameters in Global Registers	4-9
Passing Parameters in an Argument List	4-9
Passing Parameters Through the Stack.	4-9
System Call.	4-10
System-Procedure Table.	4-10
Procedure Entries.	4-11
Supervisor Stack Pointer.	4-13
Trace Control Flag	4-13
System Call to a Local Procedure	4-13
User-Supervisor Protection Model.	4-13
User and Supervisor Modes	4-14
Supervisor Calls	4-14
Supervisor Stack	4-15
Hints on Using the User-Supervisor Protection Model	4-15
Branch and Link	4-16

CHAPTER 5 INTERRUPTS

Overview of the Interrupt Facilities.	5-1
Software Requirements for Interrupt Handling	5-2
Vectors and Priority.	5-2
Interrupt Table	5-3
Interrupt Handler Procedures	5-4
Interrupt Stack	5-5
Interrupt Handling Actions	5-5
Receiving an Interrupt	5-6
Servicing an Interrupt.	5-6
Executing-State Interrupt.	5-6
Interrupted-State Interrupt	5-8
Interrupt Record.	5-9
Pending Interrupts	5-9
Posting Pending Interrupts	5-10
Checking for Pending Interrupts	5-10
Handling Pending Interrupts	5-10
Signaling Interrupts.	5-11
Interrupts From Interrupt Pins	5-11
IAC Interrupts.	5-12
Interrupt Latency	5-13

CHAPTER 6**FAULTS**

Overview of the Fault-Handling Facilities	6-1
Fault Types	6-1
Fault-Handling Method	6-3
Multiple Fault Conditions	6-3
Software Requirements for Handling Faults.	6-4
Fault Table	6-4
Location of the Fault Table in Memory.	6-4
Fault-Table Entries	6-4
Trace-Fault Handling	6-6
Fault-Handler Procedures	6-7
Possible Fault-Handler Actions	6-7
Program and Instruction Resumption Following a Fault	6-8
Returning With Resumption	6-9
Returning Without Resumption.	6-9
Aborting a Program.	6-10
Fault Controls.	6-10
Faults and Interrupts	6-11
Generating a Fault	6-11
Explicit Generation of Faults	6-11
Fault Record	6-12
Saved Instruction Pointer.	6-13
Resumption Record.	6-13
Location of the Fault and Resumption Records.	6-13
Fault Handling Action.	6-13
Local Call/Return	6-15
Local Procedure-Table Call/Return	6-15
Supervisor Call/Return	6-16
Trace-Fault-Handler Procedure-Table Call/Return	6-17
Precise and Imprecise Faults	6-17
Fault Reference.	6-19
Fault Reference Notation.	6-19
Fault Type and Subtype	6-19
Function.	6-19
Fault Record	6-20
Saved IP.	6-20
Program State Changes	6-20
Arithmetic Faults	6-21
Constraint Faults	6-22
Floating-Point Faults	6-23
Operation Faults	6-25
Protection Faults	6-26
Trace Faults.	6-27
Type Faults	6-29

**CHAPTER 7
DEBUGGING**

Overview of the Trace-Control Facilities	7-1
Required Software Support for Tracing	7-1
Trace Controls	7-2
Trace-Controls Word	7-2
Trace-Enable and Trace-Fault-Pending Flags	7-3
Trace Control on Supervisor Calls	7-3
Trace Modes	7-4
Instruction Trace	7-4
Branch Trace	7-5
Call Trace	7-5
Return Trace	7-5
Prereturn Trace	7-5
Supervisor Trace	7-5
Breakpoint Trace	7-6
Trace-Fault Handler	7-6
Signaling a Trace Event	7-6
Handling Multiple Trace-Events	7-7
Trace-Handling Action	7-7
Normal Handling of Trace Events	7-8
Prereturn-Trace Handling	7-8
Tracing and Interrupt Handlers	7-8
Tracing and Fault Handlers	7-8

**CHAPTER 8
DATA TYPES AND ADDRESSES**

Data Types	8-1
Integers	8-1
Ordinals	8-2
Reals	8-3
Bits and Bit Fields	8-3
Decimals	8-3
Triple and Quad Words	8-4
Byte, Word, and Bit Addressing	8-4
Literals	8-5
Register Addressing	8-5
Memory-Addressing Modes	8-5
Absolute	8-6
Register Indirect	8-7
Register Indirect with Index	8-7
Index with Displacement	8-7
IP with Displacement	8-7
Examples	8-7
Unaligned Memory Accesses	8-8

CHAPTER 9

INSTRUCTION SET

Instruction Formats	9-1
Assembly-Language Format	9-1
Machine Formats	9-1
Instruction Groups	9-2
Data Movement	9-4
Load	9-4
Store	9-5
Move	9-5
Load Address	9-6
Arithmetic	9-6
Add, Subtract, Multiply, and Divide	9-7
Extended Arithmetic	9-8
Remainder and Modulo	9-8
Shift and Rotate	9-8
Logical	9-9
Bit and Bit Field	9-9
Bit Operations	9-10
Bit-Field Operations	9-10
Byte Operations	9-10
Conversion	9-11
Comparison	9-11
Compare and Conditional Compare	9-11
Compare and Increment or Decrement	9-12
Branch	9-12
Unconditional Branch	9-12
Conditional Branch	9-13
Compare and Branch	9-14
Test Condition Codes	9-14
Call and Return	9-15
Conditional Faults	9-15
Debug	9-16
Atomic Instructions	9-17
Processor Management	9-17
80960SA/SB Non-Floating-Point Instruction Set Extensions	9-17
Synchronous Load and Move	9-17
Decimal	9-18
Instruction Reference	9-18
Notation	9-19
Alphabetic Reference	9-19
Description	9-21
Action.. . . .	9-21
Faults.. . . .	9-21
Example.	9-22
Opcode and Instruction Format	9-23
See Also.	9-23
Instructions	9-23

CHAPTER 10

FLOATING-POINT INSTRUCTIONS

Introducing the 80960SA/SB Floating-Point Architecture	10-1
Real Numbers and Floating-Point Format.	10-2
Real Number System.	10-2
Floating-Point Format	10-3
Normalized Numbers	10-4
Biased Exponent	10-4
Real Number and Non-Number Encodings	10-5
Signed Zeros	10-5
Signed, Nonzero, Finite Values.	10-5
Denormalized Numbers.	10-5
Signed Infinities.	10-7
NaNs	10-7
Real Data Types	10-8
Execution Environment for Floating-Point Operations	10-10
Registers	10-10
Loading and Storing Floating-Point Values	10-11
Moving Floating-Point Values	10-11
Arithmetic Controls	10-12
Normalizing Mode.	10-13
Rounding Control.	10-14
Instruction Format	10-16
Instruction Operands	10-17
Summary of Floating-Point Instructions	10-17
Data Movement.	10-18
Data-Type Conversion	10-18
Basic Arithmetic.	10-19
Comparison, Branching, and Classification	10-20
Trigonometric	10-21
Pi	10-21
Logarithmic, Exponential, and Scale.	10-22
Arithmetic Versus Nonarithmetic Instructions	10-23
Operations On NaNs	10-23
Exceptions and Fault Handling.	10-24
Fault Handler	10-25
Floating-Reserved-Encoding Exception	10-25
Floating-Invalid-Operation Exception	10-26
Floating-Zero-Divide Exception	10-27
Floating-Overflow Exception	10-27
Floating-Overflow Mask Set	10-27
Floating-Overflow Mask Clear	10-28
Floating-Underflow Exception	10-28
Floating-Underflow Mask Set.	10-28
Floating-Underflow Mask Clear.	10-29
Floating-Inexact Exception.	10-29
Floating-Point Underflow Condition	10-30

CHAPTER 11

IACs

Introduction to IAC Messages	11-1
IAC Message Format.	11-1
Software Requirements for Handling IACs	11-2
Summary of IAC Messages	11-3
IAC Message Reference.	11-3
Interrupt.	11-4
Purge Instruction Cache	11-5
Reinitialize Processor.	11-6
Set Breakpoint Register	11-7
Store System Base.	11-8
Test Pending Interrupts.	11-9

CHAPTER 12

80960SA/SB BUS

Overview of the 80960SA/SB Bus.	12-1
Basic Bus States	12-1
Bus Signal Groups	12-3
Address/Data	12-4
Control.	12-4
Bus Transactions.	12-9
Clock Signal.	12-9
Basic Read	12-9
Write Transaction.	12-11
Burst Transactions	12-12
Timing Generation	12-14
80960SA/SB Clock Requirements.	12-15
Clock Generation	12-16
Open-Drain Pull-ups	12-16
Arbitration.	12-17
State Diagram.	12-17
Arbitration Timing.	12-18
Interrupts	12-18
Interrupt Signals	12-20
Using an External Interrupt Controller	12-21
Synchronization.	12-23
Hardware Interrupt Acknowledge	12-23
Reset and Initialization	12-24
Reset Timing Requirements	12-24
Reset Timing Generation.	12-24
Initialization	12-25
Error Signals	12-26

CHAPTER 13
TYPICAL SYSTEM

Introduction	13-1
Block Diagram	13-2
Memory Optimization.	13-4
Interleaved Memory.	13-9
Common Subsystems	13-9
System Clock	13-9
Reset	13-11
Address Latch.	13-12
Bus Buffers and Transceivers	13-12
High Performance DRAM Example	13-14
High Performance EPROM Example	13-20
I/O Subsystem Example	13-23

APPENDIX A
INSTRUCTION QUICK REFERENCE

Instruction Quick Reference	A-1
Instruction List by Assembler Mnemonic	A-2
Instruction List by Opcode	A-7
CTRL Format	A-7
COBR Format.	A-8
MEM Format	A-9
REG Format	A-10

APPENDIX B
MACHINE-LEVEL INSTRUCTION FORMATS

General Instruction Format.	B-1
REG Format	B-1
COBR Format.	B-4
CTRL Format.	B-5
MEM Format	B-5
MEMA Format Addressing	B-6
MEMB Format Addressing	B-7

APPENDIX C

INSTRUCTION TIMING

Introduction	C-1
Internal Structure of the 80960SA/SB Processor.	C-1
Bus Control Logic.	C-1
Instruction Fetch Unit and Instruction Cache	C-2
Instruction Decoder.	C-3
Simple Instructions	C-4
Floating Point Instructions	C-4
Branch and Fault-If Instructions	C-4
Complex Instructions	C-5
Load and Store Instructions	C-5
Micro-Instruction Sequencer and ROM	C-5
Instruction Execution Unit	C-6
Register Bypassing	C-8
Floating Point Unit (80960SB Only)	C-8
Execution Times	C-8
Execution Times for the i960 Architecture Instructions	C-9
Logical Instructions	C-9
Bit Instructions.	C-10
Register Moves	C-11
Integer and Ordinal Arithmetic and Comparisons	C-12
Multiply and Divide Instructions.	C-13
Branching	C-14
Call/Return Instructions.	C-15
Load Instructions	C-15
Store Operations	C-17
Execution Times for the Extended Instructions	C-18
Decimal Instructions	C-18
Floating-Point Instructions	C-18

APPENDIX D

INITIALIZATION CODE

Overview	D-1
Example Code	D-2

APPENDIX E

REGISTER AND DATA STRUCTURE SUMMARY

Summary of System Data Structures	E-1
Execution Environment.	E-2
Processor Management	E-5
Interrupt Handling.	E-7
Fault Handling.	E-9
Trace Control	E-12
IACs.	E-12

APPENDIX F**PORTABLE SOFTWARE**

Architecture Restrictions	F-1
SALIGN Parameter.	F-1
Boundary Alignment	F-2
Faults	F-2
Memory	F-2
IACs.	F-2
Interrupts	F-2
Initialization	F-2
Breakpoints	F-2
Implementation Dependent Instructions.	F-3
Lock Pin.	F-3

APPENDIX G**80960SA/SB SIGNAL REFERENCE****APPENDIX H****80960SA/SB-27960KX BURST EPROM INTERFACE**

Introduction	H-1
Benefits of Using the 27960	H-1
Interfacing the 27960 to the 80960SA/SB.	H-2
PLD/PAL Logic	H-3
Clock by Clock Description of Burst Mode Read	H-4
Waveform Example.	H-4
Conclusion	H-5

Figures

2-1. Execution Environment.	2-7
2-2. Registers Available to a Single Procedure.	2-9
2-3. Arithmetic Controls (80960SA).	2-12
2-4. Arithmetic Controls (80960SB).	2-13
2-5. Basic 80960 System Configuration	2-20
3-1. Process-Controls Word.	3-3
3-2. Initial Memory Image	3-10
3-3. Algorithm for First Stage of Initialization Procedure.	3-11
3-4. Initialization Flow Chart.	3-15
4-1. Local Registers and Procedure Stack	4-2
4-2. Procedure Stack Structure	4-4
4-3. System Call Mechanism	4-11
4-4. System-Procedure Table Structure	4-12
5-1. Interrupt Table.	5-4
5-2. Storage of an Interrupt Record on the Stack	5-7
5-3. Interrupt-Control Register.	5-11
6-1. Fault Table and Fault-Table Entries	6-5
6-2. Fault Record	6-12

6-3. Storage of the Fault and Resumption Records on the Stack	6-14
7-1. Trace-Controls Word	7-2
8-1. Integer, Ordinal, and Bit Field Format	8-2
8-2. Decimal Format	8-4
10-1. Binary Number System	10-2
10-2. Binary Floating-Point Format	10-3
10-3. Real Numbers and NaNs	10-6
10-4. Real-Number Formats	10-8
10-5. Storage of Real Values in Global and Local Registers	10-10
10-6. Interaction of Floating Underflow and Inexact Exceptions	10-32
11-1. IAC Message Format	11-2
12-1. Basic Bus States	12-2
12-2. Bus Signal Groups	12-3
12-3. Byte Enable Timing Diagram	12-5
12-4. Clock Relationships	12-9
12-5. 80960SA/SB Processor Read Transaction	12-10
12-6. 80960SA/SB Processor Write Transaction	12-12
12-7. Processor 4-word Burst Read Transaction	12-13
12-8. Processor 2-word Burst Write Transaction With Wait States	12-14
12-9. CLK2 Edges	12-15
12-10. Bus States with Arbitration	12-19
12-11. Arbitration Timing Diagram for a Bus Master	12-20
12-12. Timing Diagram for Interrupt Acknowledge Transaction	12-22
12-13. RESET Signal Timing Relationship	12-24
12-14. Asynchronous RESET Circuit	12-25
12-15. Timing Diagram for Reset Generation	12-25
12-16. Fail Detect Circuit	12-27
13-1. System Block Diagram	13-2
13-2. 1 Meg X 4 Single Read/Write Cycle	13-3
13-3. Fast Page Mode Read Cycle	13-5
13-4. 80960SA/SB Timing in Burst Mode (Read Cycle Shown)	13-6
13-5. Processor vs. Memory Signals 5 Byte Burst	13-8
13-6. Clock and Reset Block Diagram	13-10
13-7. Clock and Reset Timing	13-11
13-8. Address Latch	13-12
13-9. Bus Buffers and Transceivers	13-13
13-10. DRAM Subsystem Block Diagram	13-15
13-11. DRAM Address Section	13-17
13-12. DRAM Control State Diagram	13-18
13-13. DRAM Access and Refresh State Diagram	13-19
13-14. DRAM Refresh Timing	13-20
13-15. EPROM Subsystem Block Diagram	13-21
13-16. EPROM Subsystem Timing	13-22
13-17. I/O Subsystem	13-24
13-18. I/O State Diagram	13-25
13-19. I/O Timing Diagram	13-26
13-20. Counter/Timer Block Diagram	13-28
13-21. Counter/Timer Timing	13-29
B-1. Instruction Formats	B-2

C-1. Block Diagram of the 80960SA/SB Processor	C-2
C-2. Execution Time of an Instruction.	C-9
C-3. Load Where the Next Instruction Requires the Fetched Data	C-16
C-4. Store Where the Next Instruction Does Not Depend on Completion of Store Instruction.	C-17
E-1. Arithmetic Controls (80960SA) (Chapter 2)	E-2
E-2. Arithmetic Controls (80960SB) (Chapter 2)	E-2
E-3. Registers Available to a Single Procedure (Chapter 2).	E-3
E-4. Procedure Stack Structure (Chapter 4)	E-4
E-5. Process Controls (Chapter 3)	E-5
E-6. Initial Memory Image (Chapter 3)	E-6
E-7. Interrupt Table (Chapter 5).	E-7
E-8. Interrupt Record on Stack (Chapter 5).	E-8
E-9. Fault Record (Chapter 6).	E-9
E-10. Fault Table and Fault-Table Entries (Chapter 6).	E-10
E-11. Fault Record on Stack (Chapter 6).	E-11
E-12. Trace Controls (Chapter 7)	E-12
E-13. IAC Message Format (Chapter 11).	E-12
H-1. Example 80960SA/SB - 27960K1-16 Interface	H-3
H-2. 27960KX Waveforms for a Full 16-byte Burst Read	H-5

Tables

1-1. Chapters of Interest to Specific Users	1-1
2-1. Condition Codes for True or False Conditions.	2-14
2-2. Condition Codes for Inequality Conditions.	2-15
2-3. Encoding of Arithmetic-Status Field	2-16
2-4. Encoding of Floating-Point-Rounding-Control Panel	2-18
3-1. ROM and RAM Resident Data Structures	3-14
4-1. Encoding of Return Status Field	4-6
4-2. Encodings of Entry Type Field in System Procedure Table Entry	4-12
5-1. Interrupt Latencies	5-13
5-2. Constituent Parts of the Base Latency.	5-14
5-3. Special Case Latencies.	5-15
6-1. Fault Types and Subtypes	6-2
6-2. Fault Flags or Masks	6-10
8-1. Integer, Ordinal, and Bit Field Range	8-2
8-2. Addressing Modes	8-6
9-1. Summary of the 80960 Instruction Set.	9-3
9-2. Summary of the 80960SA/SB Instruction-Set Extensions	9-4
9-3. Arithmetic Operations.	9-7
10-1. Real-Number Notation.	10-4
10-2. Denormalization Process	10-7
10-3. Real Numbers and NaN Encodings	10-9
10-4. Arithmetic Controls Used in Floating-Point Operations	10-13
10-5. Rounding Methods	10-15
10-6. Rounding of Positive Numbers	10-15
10-7. Rounding of Negative Numbers.	10-16
10-8. Format of QNaN Results	10-24

11-1. IAC Messages	11-3
12-1. Summary of Bus Signals	12-8
12-2. RESET Initialization Conditions.	12-26
13-1. Typical I/O Port Device Requirements	13-27
B-1. Encoding of Src1 and Src2 Fields in REG Format	B-3
B-2. Encoding of Src/Dst Field in REG Format.	B-4
B-3. Addressing Modes for MEM Format Instructions	B-6
B-4. Encoding of Scale Field	B-7
C-1. Registers Scoreboarded According to Registers Referenced	C-7
C-2. Logical Instruction Timing	C-10
C-3. Bit Instruction Timing.	C-11
C-4. Scan and Span Bit Instruction Timing.	C-11
C-5. Move Instruction Timing	C-11
C-6. Integer and Ordinal Arithmetic and Comparison Instruction Timing	C-12
C-7. Multiply and Divide Instruction Timing.	C-13
C-8. Multiply/Divide Execution Times Based on Significant Bits.	C-13
C-9. Branch Instruction Timing	C-14
C-10. Effective-Address Calculation Times.	C-17
C-11. Decimal Instruction Timing	C-18
C-12. Simple Floating-Point Instruction Timing.	C-19
C-13. Complex Floating-Point Instruction Timing.	C-21
H-1. Comparison of EPROM Performance for a 16MHz 80960SA/SB System.	H-2