

# LAB REPORT

## \*\*\*\*\*On Counters And Timers\*\*\*\*\*

\*\*\*3220101111 洪晨辉\*\*\*

\*\*\*\*2024.12.23\*\*\*\*

### 1. Problem Description

1) Design and implement a 3-digit BCD counter. The counter should display its value on the 7-segment displays, HEX2–HEX0. Use the 50 MHz clock signal from the DE2 board to generate a one-second control signal that increments the counter. Additionally, implement functionality to reset the counter to 0 when the push-button switch KEY0 is pressed.

2) Create and implement a time-of-day clock circuit for the DE2 board. The clock should display the hours (0 to 23) on 7-segment displays HEX7–6, the minutes (0 to 59) on HEX5–4, and the seconds (0 to 59) on HEX3–2. Use switches SW15–0 to set the initial hour and minute values shown on the clock.

3) Design and implement a reaction-timer circuit on the DE2 board. The circuit should reset when the push button switch KEY0 is pressed. After a delay, determined by the value set in seconds on switches SW7–0, the red LED labeled LEDR0 will turn on, and a four-digit BCD counter will begin counting in intervals of milliseconds. A person being tested must press the push button KEY3 as quickly as possible to turn off the LED and freeze the counter in its current state. The resulting count, representing the reaction time, will be displayed on the 7-segment displays HEX2–0.

### 2. Design Formulation


#### Part I

The truth table method is proved too bulky for modification, hence the need of a more portable algorithm. **Double dabble method**, though often accused of being redundant, is the perfect sample in this case, which begs the question that why one haven't foreseen such urgency in the previous development.

*For each group of input four bits:*

*If group  $\geq 5$  add 3 to group*

*Left shift into the output digits*




## Part II

Nothing particular. The hour and minute is assigned at the very beginning, then rolling with the counter. The seven segment display reads the binary time converted into BCD.

## Part III

The circuit has been implemented bearing similarity of a elementary state machine, with counting stage, reaction counting stage threaded in a linear structure.



## 3. Design Entry

### Part I

```
char_7seg
1. library ieee;
2. use ieee.std_logic_1164.all;
3.
4. entity char_7seg is
5.     port (
6.         c : in std_logic_vector(3 downto 0);
7.         display : out std_logic_vector(7 downto 0) -- 7-segment output
8.     );
9. end char_7seg;
10.
11. architecture behavior of char_7seg is
12. begin
13.     process(c)
14.     begin
```

```
15.         case c is
16.             when "0000" => display <= "11000
17.                 000"; -- 0
18.             when "0001" => display <= "11111
19.                 001"; -- 1
20.             when "0010" => display <= "10100
21.                 100"; -- 2
22.             when "0011" => display <= "10110
23.                 000"; -- 3
24.             when "0100" => display <= "10011
25.                 001"; -- 4
26.             when "0101" => display <= "10010
27.                 010"; -- 5
28.             when "0110" => display <= "10000
29.                 010"; -- 6
30.             when "0111" => display <= "11111
31.                 000"; -- 7
32.             when "1000" => display <= "10000
33.                 000"; -- 8
34.             when "1001" => display <= "10010
35.                 000"; -- 9
36.             when others => display <= "11111
37.                 111"; -- Default to blank
38.         end case;
39.     end process;
40. end behavior;
```

### Counter

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. use IEEE.NUMERIC_STD.ALL; -- For unsigned ar
4.
5. entity Counter is
6.     Port (
7.         clk : in STD_LOGIC; -- Clock signal
8.         rst : in STD_LOGIC; -- Reset signal
9.         hex2, hex1, hex0 : out STD_LOGIC_VEC
10.             TOR(7 downto 0) -- 7-segment displays
11.     );
12. end Counter;
13.
14. architecture Behavioral of Counter is
15.     -- Component declaration for 7-segment d
16.     ecoder
```

```

15.     component char_7seg
16.     port (
17.         c : in std_logic_vector(3 downto
0); -- 4-bit BCD input
18.         display : out std_logic_vector(7
downto 0) -- 7-segment output
19.     );
20. end component;
21.
22. -- Signals for the counter and BCD repre
sentation
23. signal counter : unsigned(9 downto 0) :=
"0000000000"; -- 10-bit counter for 0 to 99
9
24. signal bcd_hundreds : STD_LOGIC_VECTOR(3
downto 0);
25. signal bcd_tens : STD_LOGIC_VECTOR(3 dow
nto 0);
26. signal bcd_ones : STD_LOGIC_VECTOR(3 dow
nto 0);
27. signal clock_divider : integer := 0;
28. signal slow_clock : STD_LOGIC;
29.
30. begin
31. process (clk,rst)
32.     begin
33.         if rst = '1' then
34.             clock_divider <= 0;
35.             elsif rising_edge(clk) then
36.                 if clock_divider = 10 - 1 then -
- Board frequency 50MHz, this is a faster ve
rsion for waveform simulation convenience
37.                     slow_clock <= not slow_clock
;
38.                     clock_divider <= 0;
39.                 else
40.                     clock_divider <= clock_divid
er + 1;
41.                 end if;
42.             end if;
43.         end process;
44.
45.         -- Process for the counter with clock an
d reset

```

```

46.     process(slow_clock, rst)
47.     begin
48.         if rst = '1' then
49.             counter <= (others => '0'); -- R
eset counter to 0
50.             elsif rising_edge(slow_clock) then
51.                 if counter = 999 then
52.                     counter <= (others => '0');
-- Wrap around after 999
53.                 else
54.                     counter <= counter + 1; -- I
ncrement counter
55.                 end if;
56.             end if;
57.         end process;
58.
59.         -- Binary-to-BCD conversion using Double
-Dabble
60.         process(counter)
61.             variable bin : unsigned(9 downto 0);
-- Binary input as unsigned
62.             variable bcd : unsigned(11 downto 0);
-- BCD representation (3 digits)
63.         begin
64.             -- Initialize variables
65.             bin := counter;
66.             bcd := (others => '0');
67.
68.             -- Shift and adjust algorithm
69.             for i in 9 downto 0 loop
70.                 -- Adjust BCD digits if >= 5
71.                 if bcd(11 downto 8) >= "0101" th
en
72.                     bcd(11 downto 8) := bcd(11 d
ownto 8) + 3;
73.                 end if;
74.                 if bcd(7 downto 4) >= "0101" the
n
75.                     bcd(7 downto 4) := bcd(7 dow
nto 4) + 3;
76.                 end if;
77.                 if bcd(3 downto 0) >= "0101" the
n

```

```

78.             bcd(3 downto 0) := bcd(3 dow
            nto 0) + 3;
79.         end if;
80.
81.         -- Shift BCD and binary left by
            1 bit
82.         bcd := bcd(10 downto 0) & bin(9)
            ;
83.         bin := bin(8 downto 0) & '0';
84.     end loop;
85.
86.     -- Assign BCD digits to output signa
        ls
87.     bcd_hundreds <= std_logic_vector(bcd
        (11 downto 8));
88.     bcd_tens <= std_logic_vector(bcd(7 d
        ownto 4));
89.     bcd_ones <= std_logic_vector(bcd(3 d
        ownto 0));
90. end process;
91.
92. -- Instantiate 7-segment decoders
93. Hex_2: char_7seg
94.     port map (c => bcd_hundreds, display
        => hex2);
95.
96. Hex_1: char_7seg
97.     port map (c => bcd_tens, display =>
        hex1);
98.
99. Hex_0: char_7seg
100.    port map (c => bcd_ones, display =>
        hex0);
101.
102. end Behavioral;

```

## Part II

char\_7seg remains the same with two new VHDL file added,

### BCD

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity BCD is

```

```

5.     Port (
6.         binary_in : in STD_LOGIC_VECTOR(5 do
            wnto 0); -- 6-bit binary input
7.         hex1,hex0 : out STD_LOGIC_VECTOR(7 downto
            0)
8.     );
9. end BCD;
10.
11. architecture TruthTable of BCD is
12.
13.     -- Component declarations
14.     component char_7seg
15.         port (
16.             c : in std_logic_vector(3 downto
                0); -- 3-bit input for the character
17.             display : out std_logic_vector(7
                downto 0) -- 7-segment output
18.         );
19.     end component;
20.
21. signal bcd_tens : STD_LOGIC_VECTOR(3 downto
        0);
22. signal bcd_ones : STD_LOGIC_VECTOR(3 downto
        0);
23.
24. begin
25.     -- Map binary input to BCD tens digit (M
        SB)
26.     with binary_in select
27.         bcd_tens <=
28.             "0000" when "000000" | "000001"
                | "000010" | "000011" |
29.             "000100" | "000101" |
                "000110" | "000111" |
30.             "001000" | "001001",
31.             "0001" when "001010" | "001011"
                | "001100" | "001101" |
32.             "001110" | "001111" |
                "010000" | "010001" |
33.             "010010" | "010011",
34.             "0010" when "010100" | "010101"
                | "010110" | "010111" |
35.             "011000" | "011001" |
                "011010" | "011011" |

```

```

36.           "011100" | "011101" ,
37.           "0011" when "011110" | "011111"
   | "100000" | "100001" |
38.           "100010" | "100011" | "100100" | "1001
   01" |
39.           "100110" | "100111" ,
40.           "0100" when "101000" | "101001"
   | "101010" | "101011" |
41.           "101100" | "101101" | "101110" | "1011
   11" |
42.           "110000" | "110001" ,
43.           "0101" when "110010" | "110011"
   | "110100" | "110101" |
44.           "110110" | "110111" | "111000" | "1110
   01" |
45.           "111010" | "111011" ,
46.           "0110" when "111100" | "111101"
   | "111110" | "111111",
47.           "0000" when others;
48.
49.   -- Map binary input to BCD ones digit (L
   SB)
50.   with binary_in select
51.     bcd_ones <=
52.       "0000" when "000000" | "001010"
   | "010100" | "011110" |
53.       "101000" | "110010" |
   "111100",
54.       "0001" when "000001" | "001011"
   | "010101" | "011111" |
55.       "101001" | "110011" |
   "111101",
56.       "0010" when "000010" | "001100"
   | "010110" | "100000" |
57.       "101010" | "110100" |
   "111110",
58.       "0011" when "000011" | "001101"
   | "010111" | "100001" |
59.       "101011" | "110101" |
   "111111",
60.       "0100" when "000100" | "001110"
   | "011000" | "100010" |
61.       "101100" | "110110",

```

```

62.           "0101" when "000101" | "001111"
   | "011001" | "100011" |
63.           "101101" | "110111",
64.           "0110" when "000110" | "010000"
   | "011010" | "100100" |
65.           "101110" | "111000",
66.           "0111" when "000111" | "010001"
   | "011011" | "100101" |
67.           "101111" | "111001",
68.           "1000" when "001000" | "010010"
   | "011100" | "100110" |
69.           "110000" | "111010",
70.           "1001" when "001001" | "010011"
   | "011101" | "100111" |
71.           "110001" | "111011",
72.           "0000" when others;
73.
74.   Hex_0: char_7seg
75.     port map (c => bcd_ones, display =>
   hex0);
76.
77.   Hex_1: char_7seg
78.     port map (c => bcd_tens, display =>
   hex1);
79.
80. end TruthTable;

```

## Clock

```

1.  library IEEE;
2.  use IEEE.STD_LOGIC_1164.ALL;
3.  use IEEE.NUMERIC_STD.ALL; -- For unsigned ar
   ithmetic
4.
5.  entity Clock is
6.    Port (
7.       clk50MHz : in STD_LOGIC;           -
   - 50 MHz clock input
8.       set      : in STD_LOGIC;           --
   Asynchronous reset
9.       SW       : in STD_LOGIC_VECTOR(15 do
   wnto 0); -- Switch inputs for setting time
10.      HEX7      : out STD_LOGIC_VECTOR(7 do
   wnto 0); -- Hour tens digit
11.      HEX6      : out STD_LOGIC_VECTOR(7 do
   wnto 0); -- Hour units digit

```

```

12.         HEX5      : out STD_LOGIC_VECTOR(7 do
wnto 0); -- Minute tens digit
13.         HEX4      : out STD_LOGIC_VECTOR(7 do
wnto 0); -- Minute units digit
14.         HEX3      : out STD_LOGIC_VECTOR(7 do
wnto 0); -- Second tens digit
15.         HEX2      : out STD_LOGIC_VECTOR(7 do
wnto 0) -- Second units digit
16.     );
17. end Clock;
18.
19. architecture Behavioral of Clock is
20.
21.     component char_7seg
22.     port (
23.         c : in std_logic_vector(3 downto 0); -- 4
--bit BCD input
24.         display : out std_logic_vector(7 downto 0)
-- 7-segment output
25.     );
26.     end component;
27.
28.     component BCD
29.     Port (
30.         binary_in : in STD_LOGIC_VECTOR(5 downto
0); -- 6-bit binary input
31.         hex1,hex0 : out STD_LOGIC_VECTOR(7 downto
0)
32.     );
33.     end component;
34.
35.     signal clk_1Hz      : STD_LOGIC := '0';
-- 1 Hz clock signal
36.     signal counter      : INTEGER range 0 to 4
9_999_999 := 0; -- Clock divider counter
37.     signal seconds      : INTEGER range 0 to 5
9 := 0; -- Seconds counter
38.     signal minutes      : INTEGER range 0 to 5
9 := 0; -- Minutes counter
39.     signal hours        : INTEGER range 0 to 2
3 := 0; -- Hours counter
40.
41.     signal hours_bi      : std_logic_vector(5 down
to 0);

```

```

42.     signal minutes_bi : std_logic_vector(5 down
to 0);
43.     signal seconds_bi : std_logic_vector(5 down
to 0);
44.
45. begin
46.
47.     -- Clock Divider: 50 MHz to 1 Hz
48.     process (clk50MHz, set)
49.     begin
50.         if set = '1' then
51.             counter <= 0;
52.             clk_1Hz <= '0';
53.             elsif rising_edge(clk50MHz) then
54.                 if counter = 9 then --if counter
= 49_999_999 then
55.                     counter <= 0;
56.                     clk_1Hz <= not clk_1Hz;
57.                 else
58.                     counter <= counter + 1;
59.                 end if;
60.             end if;
61.         end process;
62.
63.     -- Seconds Counter
64.     process (clk_1Hz, SW, set)
65.     begin
66.         if set = '1' then
67.             seconds <= 0;
68.             hours <= to_integer(unsigned(SW(
15 downto 12))) * 10 + to_integer(unsigned(S
W(11 downto 8)));
69.             minutes <= to_integer(unsigned(SW(7 downt
o 4))) * 10 + to_integer(unsigned(SW(3 downt
o 0)));
70.             elsif rising_edge(clk_1Hz) then
71.                 if seconds = 59 then
72.                     seconds <= 0;
73.                     if minutes = 59 then
74.                         minutes <= 0;
75.                         if hours = 23 then
76.                             hours <= 0;
77.                         else
78.                             hours <= hours + 1;

```

```

79.             end if;
80.             else
81.                 minutes <= minutes + 1;
82.             end if;
83.             else
84.                 seconds <= seconds + 1;
85.             end if;
86.         end if;
87.
88.     end process;
89.
90.     hours_bi <= std_logic_vector(to_unsigned(ho
        urs, 6));
91.     minutes_bi <= std_logic_vector(to_unsigned(
        minutes, 6));
92.     seconds_bi <= std_logic_vector(to_unsigned(
        seconds, 6));
93.
94.     BCD_hours : BCD
95.     port map (binary_in => hours_bi, hex1 =>he
        x7, hex0 => hex6);
96.
97.     BCD_minutes : BCD
98.     port map (binary_in => minutes_bi, hex1 =>
        hex5, hex0 => hex4);
99.
100.    BCD_seconds : BCD
101.    port map (binary_in => seconds_bi, hex1 =>
        hex3, hex0 => hex2);
102.
103. end Behavioral;

```

### Part III

With char\_7seg and BCD retains, only the top layer structure was modified

Reactivity(It's a bad name, I know)

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. use IEEE.NUMERIC_STD.ALL;
4.
5. entity Reactivity is
6.     Port (
7.         clk50MHz : in STD_LOGIC; --
            50 MHz clock input

```

```

8.         reset    : in STD_LOGIC; --
            KEY0: Reset
9.         stop     : in STD_LOGIC; --
            KEY3: Stop the timer
10.        SW       : in STD_LOGIC_VECTOR(7 dow
            nto 0); -- Set delay time in seconds
11.        LEDR0    : out STD_LOGIC; --
            Red LED output
12.        HEX3     : out STD_LOGIC_VECTOR(7 do
            wnto 0); -- Display digit 3
13.        HEX2     : out STD_LOGIC_VECTOR(7 do
            wnto 0); -- Display digit 2
14.        HEX1     : out STD_LOGIC_VECTOR(7 do
            wnto 0); -- Display digit 1
15.        HEX0     : out STD_LOGIC_VECTOR(7 do
            wnto 0) -- Display digit 0
16.    );
17. end Reactivity;
18.
19. architecture Behavioral of Reactivity is
20.
21.     component BCD is
22.         Port (
23.             bin : in std_logic_vector(9 downto 0); --
                Binary input (0 to 1023)
24.             hex3, hex2, hex1, hex0 : out STD_LOGIC_VE
                CTOR(7 downto 0) -- 7-segment displays
25.         );
26.     end component;
27.
28.     component char_7seg
29.         port (
30.             c : in std_logic_vector(3 downto 0); -- 4
                -bit input character code
31.             display : out std_logic_vector(7 downto 0)
                -- 7-segment output
32.         );
33.     end component;
34.
35.     signal clk_1kHz : STD_LOGIC := '0'; --
        1 kHz clock
36.     signal delay_counter : INTEGER := 0; --
        Delay counter (seconds)

```

```

37.     signal reaction_counter : INTEGER := 0;
    -- Reaction time counter (milliseconds)
38.     signal led_on : STD_LOGIC := '0'; --
    LEDR0 state
39.     signal counting : STD_LOGIC := '0'; --
    Counter state
40.     signal reaction_bin : std_logic_vector(9
    downto 0) := (others=>'0');
41.
42.     -- Clock Divider: 50 MHz to 1 kHz
43.     signal clk_divider : INTEGER range 0 to
    49_999_999 := 0;
44.
45. begin
46.
47.     -- Clock Divider Process
48.     process (clk50MHz, reset)
49.     begin
50.         if reset = '1' then
51.             clk_divider <= 0;
52.             clk_1kHz <= '0';
53.             elsif rising_edge(clk50MHz) then
54.                 if clk_divider = 9 then --if clk
                    _divider = 49_999_999 then
55.                     clk_divider <= 0;
56.                     clk_1kHz <= not clk_1kHz;
57.                 else
58.                     clk_divider <= clk_divider +
                        1;
59.                 end if;
60.             end if;
61.         end process;
62.
63.
64.     process (clk_1kHz, reset, stop)
65.     begin
66.         -- Delay Logic Process
67.         if reset = '1' then
68.             delay_counter <= 0;
69.             led_on <= '0';
70.             counting <= '0';
71.             elsif rising_edge(clk_1kHz) then

```

```


72.             if delay_counter < to_integer(un
                signed(SW)) then --if delay_counter < to_int
                    eger(unsigned(SW))*1000
73.                 delay_counter <= delay_count
                    er + 1;
74.             else
75.                 led_on <= '1'; -- Turn on LE
                    DR0
76.                 counting <= '1'; -- Start re
                    action timer
77.             end if;
78.         end if;
79.
80.         -- Reaction Timer Process
81.         if reset = '1' then
82.             reaction_counter <= 0;
83.             elsif rising_edge(clk_1kHz) then
84.                 if counting = '1' and stop = '0'
                    then
85.                     reaction_counter <= reaction
                        _counter + 1;
86.                     elsif stop = '1' then
87.                         counting <= '0'; -- Stop cou
                            nting when KEY3 is pressed
88.                     end if;
89.                 end if;
90.
91.             end process;
92.
93.     reaction_bin <= std_logic_vector(to_unsigne
        d(reaction_counter,10));
94.
95.     -- Assign LEDR0
96.     LEDR0 <= led_on;
97.
98.     -- BCD Conversion and Display
99.     BCD_0 : BCD
100.     port map(bin => reaction_bin,hex3 => HEX3,
        hex2 => HEX2 , hex1=> HEX1, hex0 => HEX0);
101.
102. end Behavioral;

```


## 4. Simulation and Synthesis Results

### Part I






Without reset




With reset

## Part II



Upon setting, the clock is initialized and running when set latch is off. The waveform simulation shows the 12:34:XX scenario.


## Part III



After certain time set(In this case 3 microsecond), the red light is on ,and upon pushing the stop button, the display freezes.


## 5. Experimental Results

### Part I




Counts normally.

### Part II




The hours and minutes are initiated once the set latch is on. Its value was dependent on the SW given separately.


And it flows like it normally should,




Once reached its maximum, the value simply resets, just as a real clock would.




### Part III



The clock is meant to be already flowing once start or when the reset latch was pulled down. And after a setting time, in this case two seconds, the red light glows,



...which freezes once the player push down the button, or in our case, when the latch was pulled up, since the key functions in a improper manner.



## 6. Discussion and Conclusion

The projects highlight the potential of FPGA-based designs for practical applications while opening avenues for further development. Transitioning from a basic implementation to a more VHDL-centric design can significantly enhance performance, scalability, and modularity. By leveraging VHDL's strengths in resource utilization, concurrency, and hierarchical design, these circuits could evolve into robust, real-world systems. As FPGA technology advances, such extensions not only offer academic enrichment but also prepare for industrial-grade applications.