

LAB REPORT

*****On Numbers and Display*****

Author 洪晨辉 3220101111

****Date 2024.12.11****

1. Problem Description

1) Implement a finite state machine (FSM) that recognizes four consecutive 1s or four consecutive 0s using one-hot code state machine and pure VHDL logical expression.

2) Change it into a more VHDL state machine expression-like one making advantage of TYPE reserved word and CASE operand.

2. Design Formulation

Markov chain for both assignments are prescribed as follows.




Fig.1 State Flow

Problem 1 treat it more like a logical operation by

determine the next stage Q' by the current Q and w . One typical form such as D could be expressed in this form,

$$Q'(3) \leq (Q(0) \text{ and not } w)$$

Indicating the state would only change into D if it was C and w was 0 beforehand.

Two types of one-hot expression could be implemented regarding whether the A state flip-flop is separated from the rest or integrated. The latter one is purely for digital circuit convenience.

State Code		State Code	
Name	$y_8y_7y_6y_5y_4y_3y_2y_1y_0$	Name	$y_8y_7y_6y_5y_4y_3y_2y_1y_0$
A	000000001	A	000000000
B	000000010	B	000000011
C	000000100	C	000000101
D	000001000	D	000001001
E	000010000	E	000010001
F	000100000	F	000100001
G	001000000	G	001000001
H	010000000	H	010000001
I	100000000	I	100000001

Problem 2 obtained a more state-minded approach on implementing such matter, with structure similar to the following code,

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part2 IS
    PORT (... define input and output ports...);
END part2;

ARCHITECTURE Behavior OF part2 IS
    ... declare signals

    LIBRARY ieee;
    USE ieee.std_logic_1164.all;

    ENTITY part2 IS
        PORT (... define input and output ports...);
    END part2;

    ARCHITECTURE Behavior OF part2 IS
        ... declare signals

        TYPE State_type IS (A, B, C, D, E, F, G, H, I);
        SIGNAL y_Q, Y_D : State_type; -- y_Q is present state, y_D is next state
```

```

BEGIN
...
PROCESS (w, y_Q) - - state table
BEGIN
    case y_Q IS
        WHEN A IF (w = '0') THEN Y_D <= B;
        ELSE Y_D <= F;
        END IF;
        ... other states
    END CASE;
END PROCESS; - - state table
PROCESS (Clock) - - state flip-flops
BEGIN
...
END PROCESS;
... assignments for output z and the LEDs

```

It is worth noting that this mod is more convenient in changing the state machine code. For instance, by clicking the State Machine Processing embedded in the Setting, one could change the code from minimal bits,

State Machine - FSM3 y_Q					
Encoding Type: Minimal Bits					
	Name	y_Q.state_bit_3	y_Q.state_bit_2	y_Q.state_bit_1	y_Q.state_bit_0
1	y_Q.A	0	0	0	0
2	y_Q.B	0	0	0	1
3	y_Q.C	0	0	1	1
4	y_Q.D	0	1	0	0
5	y_Q.E	0	1	0	1
6	y_Q.F	0	0	1	0
7	y_Q.G	0	1	1	0
8	y_Q.H	0	1	1	1
9	y_Q.I	1	0	0	0

...to one-hot.

State Machine - FSM3 y_Q										
Encoding Type: One-Hot										
	Name	y_Q.I	y_Q.H	y_Q.G	y_Q.F	y_Q.E	y_Q.D	y_Q.C	y_Q.B	y_Q.A
1	y_Q.A	0	0	0	0	0	0	0	0	0
2	y_Q.B	0	0	0	0	0	0	0	1	1
3	y_Q.C	0	0	0	0	0	0	1	0	1
4	y_Q.D	0	0	0	0	0	1	0	0	1
5	y_Q.E	0	0	0	0	1	0	0	0	1
6	y_Q.F	0	0	0	1	0	0	0	0	1
7	y_Q.G	0	0	1	0	0	0	0	0	1
8	y_Q.H	0	1	0	0	0	0	0	0	1
9	y_Q.I	1	0	0	0	0	0	0	0	1

3. Design Entry

Part I

One-hot

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity FSM is
5.     Port (
6.         clk : in STD_LOGIC;
7.         -- Clock input

```

```

7.         reset : in STD_LOGIC;
8.         -- Active-Low reset
9.         w : in STD_LOGIC;
10.        -- Input signal
11.        z : out STD_LOGIC;
12.        -- Output signal
13.        y : out STD_LOGIC_VECTOR(8 downto 0) -- State outputs for debugging
14.    );
15. end FSM;
16.
17. architecture Behavioral of FSM is
18.     signal state : STD_LOGIC_VECTOR(8 downto 0) := "00000001"; -- One-hot encoding
19. begin
20.     process (clk, reset)
21.     begin
22.         if rising_edge(clk) then
23.             if reset = '1' then
24.                 state <= "00000001"; -- Reset to state A
25.             else
26.                 -- Logic expressions for state transitions
27.                 state(0) <= '0'; -- State A
28.                 state(1) <= (state(0) and not w) or (state(5) and not w) or (state(6) and not w) or (state(7) and not w) or (state(8) and not w); -- State B
29.                 state(2) <= (state(1) and not w); -- State C
30.                 state(3) <= (state(2) and not w); -- State D
31.                 state(4) <= (state(3) and not w) or (state(4) and not w); -- State E (z = 1)
32.                 state(5) <= (state(0) and w) or (state(1) and w) or (state(2) and w) or (state(3) and w) or (state(4) and w); -- State F

```

```

32.    state(6) <= (state(5) and w);
        -- State G
33.    state(7) <= (state(6) and w);
        -- State H
34.    state(8) <= (state(7) and w) or (state(8) and w);
        -- State I (z = 1)
35.        end if;
36.    end if;
37. end process;
38.
39.    -- Assign outputs
40.    y <= state; -- Debugging output for current state
41.
42.    -- Output z Logic
43.    z <= state(4) or state(8); -- z = 1 when in state E or I
44.
45. end Behavioral;

```

One-hot modification just changed the logical part into,

```

1.state(0) <= '1'; -- State A
2.state(1) <= (not state(0) and not w) or (state(5) and not w) or (state(6) and not w) or (state(7) and not w) or (state(8) and not w); -- State B
3.state(2) <= (state(1) and not w);
        -- State C
4.state(3) <= (state(2) and not w);
        -- State D
5.state(4) <= (state(3) and not w) or (state(4) and not w); -- State E (z = 1)
6.state(5) <= (not state(0) and w) or (state(1) and w) or (state(2) and w) or (state(3) and w) or (state(4) and w);
        -- State F
7.state(6) <= (state(5) and w);
        -- State G
8.state(7) <= (state(6) and w);
        -- State H

```

```

9.state(8) <= (state(7) and w) or (state(8) and w); -- State I (z = 1)

```

Part II

```

1.LIBRARY ieee;
2.USE ieee.std_logic_1164.all;
3.
4.ENTITY FSM3 IS
5.    PORT (
6.        clk : IN STD_LOGIC; -- Clock input
7.        reset : IN STD_LOGIC; -- Active-low reset
8.        w : IN STD_LOGIC; -- Input signal
9.        z : OUT STD_LOGIC; -- Output signal
10.        leds : OUT STD_LOGIC_VECTOR(8 DOWNTO 0) -- State display on LEDs
11.    );
12.END FSM3;
13.
14.ARCHITECTURE Behavior OF FSM3 IS
15.    -- Declare state type
16.    TYPE State_type IS (A, B, C, D, E, F, G, H, I);
17.    SIGNAL y_Q, y_D : State_type; -- y_Q: Present state, y_D: Next state
18.BEGIN
19.
20.    -- State transition Logic (State table)
21.    PROCESS (w, y_Q)
22.    BEGIN
23.        CASE y_Q IS
24.            WHEN A =>
25.                IF w = '0' THEN
26.                    y_D <= B;
27.                ELSE
28.                    y_D <= F;
29.                END IF;
30.            WHEN B =>
31.                IF w = '0' THEN
32.                    y_D <= C;

```

```

33.         ELSE
34.             y_D <= F;
35.         END IF;
36.     WHEN C =>
37.         IF w = '0' THEN
38.             y_D <= D;
39.         ELSE
40.             y_D <= F;
41.         END IF;
42.     WHEN D =>
43.         IF w = '0' THEN
44.             y_D <= E;
45.         ELSE
46.             y_D <= F;
47.         END IF;
48.     WHEN E =>
49.         IF w = '0' THEN
50.             y_D <= E;
51.         ELSE
52.             y_D <= F;
53.         END IF;
54.     WHEN F =>
55.         IF w = '1' THEN
56.             y_D <= G;
57.         ELSE
58.             y_D <= B;
59.         END IF;
60.     WHEN G =>
61.         IF w = '1' THEN
62.             y_D <= H;
63.         ELSE
64.             y_D <= B;
65.         END IF;
66.     WHEN H =>
67.         IF w = '1' THEN
68.             y_D <= I;
69.         ELSE
70.             y_D <= B;
71.         END IF;
72.     WHEN I =>
73.         IF w = '1' THEN
74.             y_D <= I;
75.         ELSE
76.             y_D <= B;

```

```

77.         END IF;
78.     WHEN OTHERS =>
79.         y_D <= A; -- Default state
80.     END CASE;
81. END PROCESS;
82.
83. -- State flip-flops (Sequential Logic)
84. PROCESS (clk, reset)
85. BEGIN
86.     IF rising_edge(clk) THEN
87.         IF reset = '1' THEN
88.             y_Q <= A; -- Reset to initial state
89.         ELSE
90.             y_Q <= y_D; -- Update to next state
91.         END IF;
92.     END IF;
93. END PROCESS;
94.
95. -- Output Logic for z
96. z <= '1' WHEN (y_Q = E OR y_Q = I) ELSE
    '0';
97.
98. -- Assign LEDs to display the current s
    tate
99. leds <= "00000001" WHEN y_Q = A ELSE
100.         "00000010" WHEN y_Q = B ELSE
101.         "00000100" WHEN y_Q = C ELSE
102.         "00001000" WHEN y_Q = D ELSE
103.         "00010000" WHEN y_Q = E ELSE
104.         "00100000" WHEN y_Q = F ELSE
105.         "01000000" WHEN y_Q = G ELSE
106.         "10000000" WHEN y_Q = H ELSE
107.         "10000000";
108.
109. END Behavior;
110.

```

4. Simulation and Synthesis Results

Part I



No reset

machine only in the very next cycle.

6. Discussion and Conclusion

In the initial design, the reset signal for the FSM was implemented as asynchronous, meaning that as soon as the reset signal was asserted, the machine's present state (y_Q) was immediately forced into the reset state (typically state A), regardless of the clock. However, this approach introduced an inconsistency because the FSM outputs and state transitions are inherently synchronous, relying on the rising edge of the clock to propagate changes. As a result, while the reset forced the state immediately, the actual behavior and outputs of the FSM were only updated on the next clock cycle. This mismatch created ambiguity, especially in how the FSM responded when the reset signal was de-asserted close to a clock edge.

To resolve this issue, the FSM reset was changed to a synchronous reset, where the reset signal is sampled and takes effect only on the rising edge of the clock. This ensures that both the state transitions and outputs remain synchronized with the clock signal, leading to more predictable and stable behavior. By aligning the reset with the clock cycle, the FSM avoids potential glitches, eliminates timing hazards, and ensures that outputs such as z and LEDs are consistent with the state transitions. The synchronous reset provides a cleaner and more reliable implementation, particularly when the FSM is integrated into clock-driven digital systems like FPGAs.