LAB REPORT

******On Numbers and Display*****

Author 洪晨辉 3220101111*

****Date 2024.12.11****

1. Problem Description

- 1) Implement a finite state machine (FSM) that recognizes four consecutive 1s or four consecutive 0s using one-hot code state machine and pure VHDL logical expression.
- 2) Change it into a more VHDL state machine expression-like one making advantage of TYPE reserved word and CASE operand.

2. Design Formulation

Markov chain for both assignments are prescribed as follows.




Fig.1 State Flow

Problem 1 treat it more like a logical operation by

determine the next stage Q' by the current Q and w. One typical form such as D could be expressed in this form,

$$Q'(3) \le (Q(0) \text{ and not } w)$$

Indicating the state would only change into D if it was C and w was 0 beforehand.

Two types of one-hot expression could be implemented regarding whether the A state flip-flop is separated from the rest or integrated. The latter one is purely for digital circuit convenience.

Name	State Code y8y7y6y5y4y3y2y1y0	Name	State Code y8y7y6y5y4y3y2y1y0
A	000000001	A	000000000
В	000000010	В	000000011
C	00000010	C	000000101
D	000001000	D	000001001
E	000010000	E	000010001
F	000100000	F	000100001
G	001000000	G	001000001
H	010000000	H	010000001
I	100000000	I	100000001

Problem 2 obtained a more state-minded approach on implementing such matter, with structure similar to the following code,

```
LIBKAKY ieee;
USE ieee.std_logic_1164.all;
    ENTITY part2 IS
        PORT ( ... define input and output ports...);
    END part2;
    ARCHITECTURE Behavior OF part2 IS
        .. declare signals
    LIBRARY ieee;
    USE ieee.std logic 1164.all;
    ENTITY part2 IS
         PORT ( ... define input and output ports...);
    END part2:
    ARCHITECTURE Behavior OF part2 IS
     ... declare signals
    TYPE State_type IS (A, B, C, D, E, F, G, H, I);
     SIGNAL y_Q, Y_D: State_type; -- y_Q is present state, y_D is next state
```

```
BEGIN
...

PROCESS (w, y_Q) - - state table
BEGIN
    case y_Q IS
    WHEN A IF (w = '0') THEN Y_D <= B;
    ELSE Y_D <= F;
    END IF;
    ... other states
    END CASE;
END PROCESS; - - state table
PROCESS (Clock) - - state flip-flops
    BEGIN
...
END PROCESS;
... assignments for output z and the LEDs
```

It is worth noting that this mod is more convenient in changing the state machine code. For instance, by clicking the State Machine Processing embedded in the Setting, one could change the code from minimal bits,

	State Machine - [FSM3]y_Q Encoding Type: Minimal Bits							
	Name	y_Q.state_bit_3	y_Q.state_bit_2	y_Q.state_bit_1	y_Q.state_bit_0			
1	y_Q.A	0	0	0	0			
2	y_Q.B	0	0	0	1			
3	y_Q.C	0	0	1	1			
4	y_Q.D	0	1	0	0			
5	y_Q.E	0	1	0	1			
6	y_Q.F	0	0	1	0			
7	y_Q.G	0	1	1	0			
8	y_Q.H	0	1	1	1			
9	y Q.I	1	0	0	0			

...to one-hot.

	State Machine - FSM3 y_Q Encoding Type: One-Hot									
	Name	y_Q.I	y_Q.H	y_Q.G	y_Q.F	y_Q.E	y_Q.D	y_Q.C	y_Q.B	y_Q.A
1	y_Q.A	0	0	0	0	0	0	0	0	0
2	y_Q.B	0	0	0	0	0	0	0	1	1
3	y_Q.C	0	0	0	0	0	0	1	0	1
4	y_Q.D	0	0	0	0	0	1	0	0	1
5	y_Q.E	0	0	0	0	1	0	0	0	1
6	y_Q.F	0	0	0	1	0	0	0	0	1
2 3 4 5 6 7	y_Q.G	0	0	1	0	0	0	0	0	1
	y_Q.H	0	1	0	0	0	0	0	0	1
9	y_Q.I	1	0	0	0	0	0	0	0	1

3. Design Entry

Part I

One-hot

```
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    entity FSM is
    Port (
    clk: in STD_LOGIC;
    -- Clock input
```

```
-- Active-low reset
            w : in STD_LOGIC;
    -- Input signal
           z : out STD_LOGIC;
 -- Output signal
            y : out STD_LOGIC_VECTOR(8 downt
10.
    o 0) -- State outputs for debugging
11. );
12. end FSM;
13.
14. architecture Behavioral of FSM is
15. signal state : STD_LOGIC_VECTOR(8 do
    wnto ₀) := "000000001"; -- One-hot encod
    ing
16.
17. begin
18.
        process (clk, reset)
19.
20.
        begin
21. if rising_edge(clk) then
       if reset = '1' then
22.
23.
      state <= "000000001"; -- Reset to st
    ate A
24.
       else
    -- Logic expressions for state trans
25.
        state(∅) <= '0'; -- State A
26.
        state(1) <= (state(0) and not w) or
    (state(5) and not w) or (state(6) and no
    t w) or (state(7) and not w) or (state(8)
     and not w); -- State B
28.
        state(2) <= (state(1) and not w);</pre>
                      -- State C
        state(3) <= (state(2) and not w);</pre>
                     -- State D
30.
        state(4) <= (state(3) and not w) or</pre>
    (state(4) and not w);
     -- State E(z = 1)
31. state(5) \le (state(0) \text{ and } w) \text{ or } (state(0) \text{ and } w)
    te(1) and w) or (state(2) and w) or (sta
    te(3) and w) or (state(4) and w);
                          -- State F
```

reset : in STD_LOGIC;

```
32.
        state(6) <= (state(5) and w);</pre>
                           -- State G
        state(7) <= (state(6) and w);</pre>
33.
                          -- State H
34.
        state(8) <= (state(7) and w) or (sta</pre>
    te(8) and w);
     -- State I(z = 1)
35.
       end if;
        end if;
37.
        end process;
38.
39.
        -- Assign outputs
        y <= state; -- Debugging output for
    current state
41.
42. -- Output z Logic
        z \le \text{state(4)} \text{ or state(8); } --z = 1
    when in state E or I
44
45. end Behavioral;
```

One-hot modification just changed the logical part into,

```
1.state(0) <= '1'; -- State A
2.state(1) \leftarrow (not state(0) and not w) or (state(1) \leftarrow (not state(1) and not w) or (state(1) and not w
                 te(5) and not w) or (state(6) and not w) o
                  r (state(7) and not w) or (state(8) and no
                 t w);
                                                              -- State B
3.state(2) <= (state(1) and not w);</pre>
                                                             -- State C
4.state(3) <= (state(2) and not w);</pre>
                                                             -- State D
5.state(4) <= (state(3) and not w) or (state(4)
                      and not w);
                                                                                                                                                                       -- State E
                      (z = 1)
6.state(5) <= (not state(0) and w) or (state(1)
                      and w) or (state(2) and w) or (state(3) a
                  nd w) or (state(4) and w);
                                                                          -- State F
7.state(6) <= (state(5) and w);
                                                                              -- State G
8.state(7) <= (state(6) and w);</pre>
                                                                               -- State H
```

Part II

```
1.LIBRARY ieee;
2.USE ieee.std_logic_1164.all;
4.ENTITY FSM3 IS
5. PORT (
        clk : IN STD_LOGIC;
   Clock input
7. reset : IN STD_LOGIC;
 ctive-low reset
        w : IN STD_LOGIC;
                                        -- I
   nput signal
9. z : OUT STD_LOGIC;
  utput signal
        leds : OUT STD_LOGIC_VECTOR(8 DOWNT
10.
   0 0) -- State display on LEDs
11. );
12. END FSM3;
13.
14. ARCHITECTURE Behavior OF FSM3 IS
15. -- Declare state type
     TYPE State_type IS (A, B, C, D, E, F, G,
    H, I);
17. SIGNAL y_Q, y_D : State_type; -- y_Q: P
   resent state, y_D: Next state
18. BEGIN
19.
      -- State transition logic (State table)
20.
21.
   PROCESS (w, y_Q)
22.
      BEGIN
23
          CASE y_Q IS
              WHEN A =>
25.
                 IF w = '0' THEN
26.
                     y_D <= B;
                  ELSE
27.
28.
                     y_D <= F;
29.
                 END IF;
30.
              WHEN B =>
                  IF w = '0' THEN
31.
32.
                     y_D <= C;
```


33.	ELSE
34.	y_D <= F;
35.	END IF;
36.	WHEN C =>
37.	IF w = '0' THEN
38.	y_D <= D;
39.	ELSE
40.	y_D <= F;
41.	END IF;
42.	WHEN D =>
43.	IF w = '0' THEN
44.	y_D <= E;
45.	ELSE
46.	y_D <= F;
47.	END IF;
48.	WHEN E =>
49.	IF w = '0' THEN
50.	y_D <= E;
51.	ELSE
52.	y_D <= F;
53.	END IF;
54.	WHEN F =>
55.	IF w = '1' THEN
56.	y_D <= G;
57.	ELSE
58.	y_D <= B;
59.	END IF;
60.	WHEN G =>
61.	IF w = '1' THEN
62.	y_D <= H;
63. 64.	ELSE y D <= B;
65.	END IF;
66.	WHEN H =>
67.	IF w = '1' THEN
68.	y_D <= I;
69.	y_U <- 1,
70.	y_D <= B;
71.	END IF;
72.	WHEN I =>
73.	IF w = '1' THEN
74.	y_D <= I;
75.	ELSE
76.	y_D <= B;
ı	<i>y</i>

```
END IF;
77.
78.
               WHEN OTHERS =>
                   y_D <= A; -- Default state
79.
           END CASE;
80.
       END PROCESS;
81.
82.
       -- State flip-flops (Sequential logic)
83.
       PROCESS (clk, reset)
84.
85.
       BEGIN
86.
           IF rising\_edge(clk) THEN
87.
               IF reset = '1' THEN
       y_Q <= A; -- Reset to initial state
88.
89.
             ELSE
       y_Q <= y_D; -- Update to next state
90.
      END IF;
91.
           END IF;
92.
93.
       END PROCESS;
94.
    -- Output logic for z
95.
       z \leftarrow 1' WHEN (y_Q = E \ OR \ y_Q = I) \ ELSE
96.
     '0';
97.
98.
       -- Assign LEDs to display the current s
       leds <= "000000001" WHEN y_Q = A ELSE
99.
                 "000000010" WHEN y_Q = B ELSE
100.
101.
                 "000000100" WHEN y_Q = C ELSE
102.
                 "000001000" WHEN y_Q = D ELSE
103.
                 "000010000" WHEN y_Q = E ELSE
104.
                 "000100000" WHEN y_Q = F ELSE
105.
                 "001000000" WHEN y_Q = G ELSE
                 "010000000" WHEN y_Q = H ELSE
106.
107.
                 "100000000";
108.
109. END Behavior;
110.
```


4. Simulation and Synthesis Results Part I



No reset




With reset



Modified


Part II

State Machine



	Source State	Destination State	Condition
1	A	В	(!w)
2	A	F	(w)
3	В	С	(!w)
4	В	F	(w)
5	С	D	(!w)
6	С	F	(w)
7	D	E	(!w)
8	D	F	(w)
9	E	E	(!w)
10	E	F	(w)
11	F	В	(!w)
12	F	G	(w)
13	G	В	(!w)
14	G	н	(w)
15	н	В	(!w)
16	н	I	(w)
17	I	В	(!w)
18	I	I	(w)


Vector Waveform



Not-activated with no reset

	Year	Value 30.5	5.68 us 6.84 us	7.0, 111	7.16 us	7.30 11	7.48 to	7.64 111	7. 8 ms	7.96 ss	8.12 ts	8.
	344	30.5										
EEP 0	clk	- 1									\neg	_
ED-1	reset	. 3										ш.
EP-2	¥	3										т
© 3	*	- 3										ш.
(D) 4	H leds	3 0000	800100000 X	001000000 X	000000010 X	000000100	X 000005900		600	099000		00010

Typical activation




Upon reset

5. Experimental Results

For any of the FSM, whether implemented through logic statements or state machine, these result

elaborate,





Left lane in the state machine result after 4 cycle



Right lane





Reset works in a synchronous manner, which resets the

machine only in the very next cycle.

6. Discussion and Conclusion

In the initial design, the reset signal for the FSM was implemented as asynchronous, meaning that as soon as the reset signal was asserted, the machine's present state (y_Q) was immediately forced into the reset state (typically state A), regardless of the clock. However, this approach introduced an inconsistency because the FSM outputs and state transitions are inherently synchronous, relying on the rising edge of the clock to propagate changes. As a result, while the reset forced the state immediately, the actual behavior and outputs of the FSM were only updated on the next clock cycle. This mismatch created ambiguity, especially in how the FSM responded when the reset signal was de-asserted close to a clock edge.

To resolve this issue, the FSM reset was changed to a synchronous reset, where the reset signal is sampled and takes effect only on the rising edge of the clock. This ensures that both the state transitions and outputs remain synchronized with the clock signal, leading to more predictable and stable behavior. By aligning the reset with the clock cycle, the FSM avoids potential glitches, eliminates timing hazards, and ensures that outputs such as z and LEDs are consistent with the state transitions. The synchronous reset provides a cleaner and more reliable implementation, particularly when the FSM is integrated into clock-driven digital systems like FPGAs.