LAB REPORT

******On Counters And Timers*****

3220101111 洪晨辉

****2024.12.23****

1. Problem Description


- 1) Design and implement a 3-digit BCD counter. The counter should display its value on the 7-segment displays, HEX2–HEX0. Use the 50 MHz clock signal from the DE2 board to generate a one-second control signal that increments the counter. Additionally, implement functionality to reset the counter to 0 when the push-button switch KEY0 is pressed.
- 2) Create and implement a time-of-day clock circuit for the DE2 board. The clock should display the hours (0 to 23) on 7-segment displays HEX7–6, the minutes (0 to 59) on HEX5–4, and the seconds (0 to 59) on HEX3–2. Use switches SW15–0 to set the initial hour and minute values shown on the clock.
- 3)Design and implement a reaction-timer circuit on the DE2 board. The circuit should reset when the push button switch KEY0 is pressed. After a delay, determined by the value set in seconds on switches SW7–0, the red LED labeled LEDR0 will turn on, and a four-digit BCD counter will begin counting in intervals of milliseconds. A person being tested must press the push button KEY3 as quickly as possible to turn off the LED and freeze the counter in its current state. The resulting count, representing the reaction time, will be displayed on the 7-segment displays HEX2–0.

2. Design Formulation

Part I

The truth table method is proved too bulky for modification, hence the need of a more portable algorithm. **Double dabble method**, though often accused of being redundant, is the perfect sample in this case, which begs the question that why one haven't foreseen such urgency in the previous development.

For each group of input four bits: If group >= 5 add 3 to group Left shift into the output digits




Part II

Nothing particular. The hour and minute is assigned at the very beginning, then rolling with the counter. The seven segment display reads the binary time converted into BCD.

Part III

The circuit has been implemented bearing similarity of a elementary state machine, with counting stage, reaction counting stage threaded in a linear structure.



3. Design Entry

Part I

char 7seg

```
1. library ieee;
use ieee.std_logic_1164.all;
3.
4. entity char_7seg is
  port (
           c : in std_logic_vector(3 downto 0);
     -- 4-bit input character code
           display : out std_logic_vector(7 dow
  nto 0) -- 7-segment output
8.
end char_7seg;
11. architecture behavior of char_7seg is
12. begin
     process(c)
14.
       begin
```

```
case c is
               when "0000" => display <= "11000
    000"; -- 0
               when "0001" => display <= "11111
    001"; -- 1
18.
               when "0010" => display <= "10100
    100"; -- 2
               when "0011" => display <= "10110
    000"; -- 3
20.
               when "0100" => display <= "10011
    001"; -- 4
               when "0101" => display <= "10010
22.
               when "0110" => display <= "10000
    010"; -- 6
               when "0111" => display <= "11111
    000"; -- 7
24.
               when "1000" => display <= "10000
    000"; -- 8
               when "1001" => display <= "10010
    000"; -- 9
               when others => display <= "11111
26.
    111"; -- Default to blank
           end case;
       end process;
29. end behavior;
```

Counter

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL; -- For unsigned ar
   ithmetic
4.
  entity Counter is
       Port (
           clk : in STD_LOGIC; -- Clock signal
           rst : in STD_LOGIC; -- Reset signal
9.
           hex2, hex1, hex0 : out STD_LOGIC_VEC
   TOR(7 downto ∅) -- 7-segment displays
10.
       );
11. end Counter;
12.
13. architecture Behavioral of Counter is
       -- Component declaration for 7-segment d
   ecoder
```

```
15. component char_7seg
          port (
         c : in std_logic_vector(3 downto
17.
    0); -- 4-bit BCD input
             display : out std_logic_vector(7
18.
    downto ₀) -- 7-segment output
      );
     end component;
20.
21.
22. -- Signals for the counter and BCD repre
   sentation
23. signal counter : unsigned(9 downto 0) :=
    "0000000000"; -- 10-bit counter for 0 to 99
    signal bcd_hundreds : STD_LOGIC_VECTOR(3
24.
    downto ∅);
25. signal bcd_tens : STD_LOGIC_VECTOR(3 dow
     signal bcd_ones : STD_LOGIC_VECTOR(3 dow
26.
27. signal clock_divider : integer := 0;
       signal slow_clock : STD_LOGIC;
29.
30. begin
31. process (clk,rst)
32.
      begin
33. if rst = '1' then
34. clock divider <= 0;
35. elsif rising_edge(clk) then
36.
              if clock_divider = 10 - 1 then -
   - Board frequency 50MHz, this is a faster ve
   rsion for waveform simulation convenience
37.
                  slow_clock <= not slow_clock</pre>
38
                  clock_divider <= 0;</pre>
40.
                  clock_divider <= clock_divid</pre>
    er + 1;
41.
             end if;
42.
          end if;
43.
       end process;
44.
45. -- Process for the counter with clock an
```

d reset

```
begin
          if rst = '1' then
48
             counter <= (others => '0'); -- R
   eset counter to 0
50.
          elsif rising_edge(slow_clock) then
              if counter = 999 then
51.
52.
                  counter <= (others => '0');
    -- Wrap around after 999
53.
             else
                  counter <= counter + 1; -- I
   ncrement counter
         end if;
          end if;
56.
      end process;
59. -- Binary-to-BCD conversion using Double
   -Dabble
       process(counter)
60.
          variable bin : unsigned(9 downto 0);
     -- Binary input as unsigned
           variable bcd : unsigned(11 downto ∅);
62.
     -- BCD representation (3 digits)
63. begin
64.
           -- Initialize variables
           bin := counter;
           bcd := (others => '0');
           -- Shift and adjust algorithm
           for i in 9 downto 0 loop
70.
               -- Adjust BCD digits if >= 5
             if bcd(11 downto 8) >= "0101" th
71.
72.
                  bcd(11 downto 8) := bcd(11 d
   ownto 8) + 3;
73.
              end if;
74.
              if bcd(7 downto 4) >= "0101" the
      bcd(7 downto 4) := bcd(7 downto 4)
 nto 4) + 3;
76.
               end if;
             if bcd(3 downto 0) >= "0101" the
77.
```

46.

process(slow_clock, rst)

```
78.
                bcd(3 downto ∅) := bcd(3 dow
  nto 0) + 3;
             end if;
79.
              -- Shift BCD and binary left by
1 bit
82.
             bcd := bcd(10 \text{ downto } 0) \& bin(9)
            bin := bin(8 downto 0) & '0';
84.
          end loop;
          -- Assign BCD digits to output signa
86.
87. bcd_hundreds <= std_logic_vector(bcd
 (11 downto 8));
          bcd_tens <= std_logic_vector(bcd(7 d</pre>
   ownto 4));
        bcd_ones <= std_logic_vector(bcd(3 d</pre>
 ownto ⊘));
     end process;
90.
91.
      -- Instantiate 7-segment decoders
93. Hex_2: char_7seg
      port map (c => bcd_hundreds, display
    => hex2);
95.
     Hex_1: char_7seg
97. port map (c => bcd_tens, display =>
hex1);
98.
99. Hex_0: char_7seg
100. port map (c => bcd_ones, display =>
  hex0);
101.
102. end Behavioral;
```

Part II

char_7seg remains the same with two new VHDL file added,

BCD

```
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    entity BCD is
```

```
5. Port (
6. binary_in : in STD_LOGIC_VECTOR(5 do
   wnto 0); -- 6-bit binary input
7. hex1,hex0 : out STD_LOGIC_VECTOR(7 downto
8.
      );
9. end BCD;
10.
11. architecture TruthTable of BCD is
12.
13. -- Component declarations
     component char_7seg
14.
15.
       port (
             c : in std_logic_vector(3 downto
    0); -- 3-bit input for the character
      display : out std_logic_vector(7
    downto 0) -- 7-segment output
18.
          );
19. end component;
21. signal bcd_tens : STD_LOGIC_VECTOR(3 downto
    0);
22. signal bcd_ones : STD_LOGIC_VECTOR(3 downt
   o 0);
23.
24. begin
25. -- Map binary input to BCD tens digit (M
26.
     with binary_in select
         bcd_tens <=
              "0000" when "000000" | "000001"
    | "000010" | "000011" |
                        "000100" | "000101" |
29.
     "000110" | "000111" |
                         "001000" | "001001",
30
              "0001" when "001010" | "001011"
    | "001100" | "001101" |
                        "001110" | "001111" |
32.
    "010000" | "010001" |
                       "010010" | "010011",
33.
              "0010" when "010100" | "010101"
    | "010110" | "010111" |
35. "011000" | "011001" |
    "011010" | "011011" |
```

```
"011100" | "011101" ,
36.
37. "0011" when "011110" | "011111"
 | "100000" | "100001" |
38. "100010" | "100011" | "100100" | "1001
 01" |
39. "100110" | "100111" ,
40. "0100" when "101000" | "101001"
 | "101010" | "101011" |
41. "101100" | "101101" | "101110" | "1011
 11" |
      "110000" | "110001" ,
43. "0101" when "110010" | "110011"
 | "110100" | "110101" |
44. "110110" | "110111" | "111000" | "1110
 01" |
45. "111010" | "111011" ,
           "0110" when "111100" | "111101"
   | "111110" | "111111",
      "0000" when others;
49. -- Map binary input to BCD ones digit (L
50. with binary_in select
      bcd_ones <=
52. "0000" when "000000" | "001010"
 | "010100" | "011110" |
              "101000" | "110010" |
 "111100",
            "0001" when "000001" | "001011"
 | "010101" | "011111" |
55. "101001" | "110011" |
 "111101",
            "0010" when "000010" | "001100"
 | "010110" | "100000" |
57. "101010" | "110100" |
           "0011" when "000011" | "001101"
 | "010111" | "100001" |
59. "101011" | "110101" |
            "0100" when "000100" | "001110"
 | "011000" | "100010" |
                   "101100" | "110110",
```

```
62. "0101" when "000101" | "001111"
| "011001" | "100011" |
             "101101" | "110111",
63.
64. "0110" when "000110" | "010000"
 | "011010" | "100100" |
           "101110" | "111000",
66. "0111" when "000111" | "010001"
 | "011011" | "100101" |
          "101111" | "111001",
            "1000" when "001000" | "010010"
 | "011100" | "100110" |
        "110000" | "111010",
           "1001" when "001001" | "010011"
 | "011101" | "100111" |
71. "110001" | "111011",
            "0000" when others;
74. Hex_0: char_7seg
75. port map (c => bcd_ones, display =>
 hex0);
76.
77. Hex_1: char_7seg
78. port map (c => bcd_tens, display =>
 hex1);
79.
80. end TruthTable;
Clock

    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL; -- For unsigned ar
ithmetic
5. entity Clock is
    Port (
7. clk50MHz : in STD_LOGIC;
 - 50 MHz clock input
       set : in STD_LOGIC;
```

Asynchronous reset

wnto 0); -- Hour tens digit

wnto 0); -- Hour units digit

9. SW : in STD_LOGIC_VECTOR(15 do wnto 0); -- Switch inputs for setting time

10. HEX7 : out STD_LOGIC_VECTOR(7 do

11. HEX6 : out STD_LOGIC_VECTOR(7 do

```
12.
     HEX5 : out STD_LOGIC_VECTOR(7 do
                                                        42. signal minutes_bi : std_logic_vector(5 down
   wnto ∅); -- Minute tens digit
                                                            to 0);
         HEX4 : out STD_LOGIC_VECTOR(7 do
                                                        43. signal seconds_bi : std_logic_vector(5 down
  wnto 0); -- Minute units digit
                                                          to 0);
           HEX3 : out STD_LOGIC_VECTOR(7 do
                                                        44.
14.
   wnto ∅); -- Second tens digit
                                                        45. begin
15. HEX2 : out STD_LOGIC_VECTOR(7 do
                                                        46.
                                                                -- Clock Divider: 50 MHz to 1 Hz
  wnto 0) -- Second units digit
                                                        47.
16.
     );
                                                        48.
                                                                process (clk50MHz, set)
17. end Clock;
                                                        49
                                                                begin
                                                                    if set = '1' then
19. architecture Behavioral of Clock is
                                                        51.
                                                                       counter <= 0;
                                                        52.
                                                                       clk_1Hz <= '0';
21. component char_7seg
                                                                    elsif rising_edge(clk50MHz) then
                                                        53.
22.
    port (
                                                        54.
                                                                        if counter = 9 then --if counter
23. c : in std_logic_vector(3 downto 0); -- 4
                                                              = 49 999 999 then
  -bit BCD input
                                                        55.
                                                                           counter <= 0;
     display : out std_logic_vector(7 downto 0)
                                                                           clk_1Hz <= not clk_1Hz;</pre>
24.
     -- 7-segment output
                                                        57.
                                                        58.
                                                                            counter <= counter + 1;</pre>
26.
                                                                       end if;
      end component;
                                                        59.
2.7.
                                                        60.
                                                                    end if;
28.
     component BCD
                                                        61.
                                                                end process;
29. Port (
                                                        62.
     binary_in : in STD_LOGIC_VECTOR(5 downto
30.
                                                        63.
                                                                -- Seconds Counter
   0); -- 6-bit binary input
                                                                process (clk_1Hz, SW, set)
                                                        64.
31. hex1,hex0 : out STD_LOGIC_VECTOR(7 downto
                                                        65.
                                                                    if set = '1' then
    0)
                                                        66
32.
                                                        67.
                                                                       seconds <= 0;
33. end component;
                                                        68.
                                                                       hours <= to_integer(unsigned(SW(</pre>
34.
                                                            15 downto 12))) * 10 + to_integer(unsigned(S
35. signal clk_1Hz : STD_LOGIC := '0';
                                                            W(11 downto 8)));
  -- 1 Hz clock signal
                                                        69. minutes <= to_integer(unsigned(SW(7 downt
       signal counter : INTEGER range 0 to 4
                                                            o 4))) * 10 + to_integer(unsigned(SW(3 downt
   9_999_999 := 0; -- Clock divider counter
                                                            o 0)));
     signal seconds : INTEGER range 0 to 5
                                                                    elsif rising_edge(clk_1Hz) then
                                                        70.
  9 := 0; -- Seconds counter
                                                                        if seconds = 59 then
                                                        71.
                                                        72.
                                                                            seconds <= 0;
     signal minutes
                      : INTEGER range 0 to 5
   9 := 0; -- Minutes counter
                                                                            if minutes = 59 then
                                                        73.
39. signal hours : INTEGER range 0 to 2
                                                        74.
                                                                               minutes <= 0;
  3 := 0; -- Hours counter
                                                        75.
                                                                               if hours = 23 then
40.
                                                        76.
                                                                                   hours <= 0:
41. signal hours_bi : std_logic_vector(5 down
                                                        77.
                                                                                   hours <= hours + 1;
  to 0);
                                                        78.
```

```
79.
                        end if;
80.
                    else
81.
                        minutes <= minutes + 1;</pre>
                    end if;
83.
                else
84.
                    seconds <= seconds + 1;</pre>
85.
                end if;
86.
            end if;
87.
88.
        end process;
90. hours_bi <= std_logic_vector(to_unsigned(ho
    urs, 6));
91. minutes_bi <= std_logic_vector(to_unsigned(
    minutes, 6));
92. seconds_bi <= std_logic_vector(to_unsigned(
    seconds, 6));
93.
94. BCD_hours : BCD
     port map (binary_in => hours_bi, hex1 =>he
    x7, hex0 => hex6);
96.
97. BCD minutes : BCD
     port map (binary_in => minutes_bi, hex1 =>
     hex5, hex0 => hex4);
99.
100. BCD_seconds : BCD
101. port map (binary_in => seconds_bi, hex1 =>
     hex3, hex0 => hex2);
102.
103. end Behavioral;
```

Part III

With char_7seg and BCD retains, only the top layer structure was modified

Reactivity(It's a bad name, I know)


```
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.NUMERIC_STD.ALL;
    entity Reactivity is
    Port (
    clk50MHz: in STD_LOGIC;
    50 MHz clock input
```

```
reset
                    : in STD_LOGIC;
    KEY0: Reset
                    : in STD_LOGIC;
           stop
    KEY3: Stop the timer
                    : in STD_LOGIC_VECTOR(7 dow
10.
   nto ∅); -- Set delay time in seconds
          LEDR0
                    : out STD LOGIC;
    Red LED output
12.
           HEX3
                    : out STD_LOGIC_VECTOR(7 do
   wnto 0); -- Display digit 3
                    : out STD_LOGIC_VECTOR(7 do
           HEX2
   wnto ∅); -- Display digit 2
           HEX1
                    : out STD_LOGIC_VECTOR(7 do
   wnto 0); -- Display digit 1
           HEX0 : out STD_LOGIC_VECTOR(7 do
   wnto 0) -- Display digit 0
16.
       );
17. end Reactivity;
18.
19. architecture Behavioral of Reactivity is
20.
21. component BCD is
     Port (
22.
23. bin : in std_logic_vector(9 downto 0); --
    Binary input (0 to 1023)
     hex3, hex2, hex1, hex0 : out STD_LOGIC_VE
   CTOR(7 downto 0) -- 7-segment displays
25.
     );
26.
    end component;
27.
28. component char_7seg
29.
        port (
      c : in std_logic_vector(3 downto 0); -- 4
    -bit input character code
    display : out std_logic_vector(7 downto 0)
    -- 7-segment output
32.
     );
33. end component;
34.
35. signal clk_1kHz : STD_LOGIC := '0';
    1 kHz clock
       signal delay_counter : INTEGER := 0; --
36.
   Delay counter (seconds)
```


```
37. signal reaction_counter : INTEGER := 0;
   -- Reaction time counter (milliseconds)
38.
       signal led_on : STD_LOGIC := '0';
    LEDR0 state
      signal counting : STD_LOGIC := '0'; --
  Counter state
        signal reaction_bin : std_logic_vector(9
     downto 0) := (others=>'0');
41.
        -- Clock Divider: 50 MHz to 1 kHz
42
       signal clk_divider : INTEGER range 0 to
    49_999_999 := 0;
45. begin
46.
       -- Clock Divider Process
48.
        process (clk50MHz, reset)
        begin
            if reset = '1' then
50.
                clk_divider <= 0;
                clk_1kHz <= '0';
52.
            elsif rising edge(clk50MHz) then
53.
                if clk divider = 9 then --if clk
    divider = 49 999 999 then
                    clk_divider <= 0;</pre>
55.
                    clk 1kHz <= not clk 1kHz;</pre>
56.
57.
                    clk_divider <= clk_divider +</pre>
58.
     1;
59.
                end if;
60.
            end if;
        end process;
61.
62.
63.
64.
        process (clk_1kHz, reset, stop)
        begin
       - Delay Logic Process
66.
            if reset = '1' then
                delay_counter <= 0;</pre>
68.
                led_on <= '0';
70.
                counting <= '0';</pre>
71.
            elsif rising_edge(clk_1kHz) then
```

```
72.
               if delay_counter < to_integer(un</pre>
    signed(SW)) then --if delay counter < to int</pre>
    eger(unsigned(SW))*1000
73.
                     delay_counter <= delay_count</pre>
74.
                 else
                     led on <= '1'; -- Turn on LE</pre>
75.
76.
                     counting <= '1'; -- Start re</pre>
    action timer
                end if;
78.
            end if;
            -- Reaction Timer Process
80.
81.
            if reset = '1' then
                 reaction counter <= 0;
82.
83.
            elsif rising_edge(clk_1kHz) then
                 if counting = '1' and stop = '0'
     then
                     reaction_counter <= reaction</pre>
    _counter + 1;
                 elsif stop = '1' then
86.
87.
                     counting <= '0'; -- Stop cou
    nting when KEY3 is pressed
88.
                 end if;
            end if:
89.
90.
91.
        end process;
93. reaction_bin <= std_logic_vector(to_unsigne
    d(reaction_counter,10));
94.
       -- Assign LEDR0
        LEDR0 <= led_on;
97.
        -- BCD Conversion and Display
99. BCD 0 : BCD
100. port map(bin => reaction bin, hex3 => HEX3,
     hex2 \Rightarrow HEX2, hex1 \Rightarrow HEX1, hex0 \Rightarrow HEX0);
101.
102. end Behavioral;
```

4. Simulation and Synthesis Results Part I



Without reset



With reset

Part II

	Name	¥ 1		0 ns	1.28 us	1.92 us	2.56 us	3.2 us	3.84 us	4.48 us	5.12 us	5.76 us		
	Nun-4		18.425 ns											
■ 0	ONO1 z			UNIUUUNUU	מנותוונטוותווט	יוטערוועערווע	NULUTINIULUTINUL	ניותיטטיוויזטטיוויט			וטנורווטנטווטווטוו	nrallantrallantrallant		
€ 1	■ MEX2	В	11000000 X	11111001	101	00100	10110000	10011001	1001001	10 🗶 100	000010	11111000		
10	● MEX3	В	1100000											
19	● 92X4	В									10011001			
28	₩ XEXS	В									10110000			
	₩ MEX6	В									10100100			
€9-46 ■9-55	● 900X7	В									11111001			
■ 55	set													
№ 56	₩ SW	B 0001								0001	1001000110100			

Upon setting, the clock is initialized and running when set latch is off. The waveform simulation shows the 12:34:XX scenario.


Part III

	Year	Value 30.55	0 ps 640 0 as 30 55 as	1.29 us	1.92 us	2.56 us	3.2 44	3. 84 us	4.40 us	5.12 us	5.76 us	6.4 44	7.04 us	7.60 us	0.3Ç us	0.96 w
∰-0 ∰-1	0864	31	NATIONAL TRANSPORTATION OF THE PARTY OF THE					ANTITALIA TITOLOGIA		LLUCTO LLUCTOT DLC					ALTITICUM DA	TITLULUTTUL
	H 28	1 0000								00000010						
E 10	reset	31														
ESP 11	step	31														
□≥11 □≥12	EE 10000	D 1100		11000000		X	11111001	10100100	X 101	99000 X	10011001	100600010	\$ 90000010	X		11111000
€9 21	H 1031	B 1100								110000000						
€ 9 30	■ 1012	B 1100								11000000						
€ 239	H 1613	B 1100								11000000						

After certain time set(In this case 3 microsecond), the red light is on ,and upon pushing the stop button, the display freezes.


5. Experimental Results

Part I




Counts normally.

Part II




The hours and minutes are initiated once the set latch is on. Its value was dependent on the SW given separately.


And it flows like it normally should,



Once reached its maximum, the value simply resets, just as a real clock would.




Part III



The clock is meant to be already flowing once start or when the reset latch was pulled down. And after a setting time, in this case two seconds, the red light glows,



...which freezes once the player push down the button, or in our case, when the latch was pulled up, since the key functions in a improper manner.



6. Discussion and Conclusion

The projects highlight the potential of FPGA-based designs for practical applications while opening avenues for further development. Transitioning from a basic implementation to a more VHDL-centric design can significantly enhance performance, scalability, and modularity. By leveraging VHDL's strengths in resource utilization, concurrency, and hierarchical design, these circuits could evolve into robust, real-world systems. As FPGA technology advances, such extensions not only offer academic enrichment but also prepare for industrial-grade applications.