

LAB REPORT

*****On A Dice Game*****

3220101111 洪晨辉

2024.11.20

1. Problem Description

The objective of this exercise is to design an electronic dice game similar to the traditional game of craps. The game involves two dice, each capable of producing values between 1 and 6, resulting in sums between 2 and 12. Two counters are used to simulate the rolling of the dice. The game progresses based on the sum of the dice rolls according to specific rules, and the design requires creating multiple hardware components and integrating them into a functional circuit.

Game Rules:

On the first roll of the dice:

The player wins if the sum of the dice is 7 or 11.

The player loses if the sum is 2, 3, or 12.

For any other sum, the result becomes the point, and the player must roll again.


On subsequent rolls:

The player wins if the sum equals the previously stored point.

The player loses if the sum equals 7.

If neither condition is met, the player continues rolling until a win or loss occurs.

2. Design Formulation



The system uses the following key components to implement the dice game:

1-to-6 Counters:

Two counters simulate rolling two dice. The counters increment at high speed when the roll button (Rb) is pressed, making the values unreadable.

When the roll button is released, the counters hold the values, which represent the dice roll results.

Adder:

An adder calculates the sum of the outputs from the two counters, producing a value between 2 and 12.

Point Register:

The point register stores the sum of the dice after the first roll (if it is not a win or loss).

Test Logic:

This block determines specific game conditions:

D7 = 1 if the sum of the dice equals 7.

D711 = 1 if the sum of the dice is 7 or 11.

D2312 = 1 if the sum of the dice equals 2, 3, or 12.

Comparator:

The comparator checks whether the current sum of the dice equals the stored point from the point register, producing the signal Eq.

Control Circuit:

The control circuit manages the game logic based on the signals provided by the test logic and comparator. It:

Detects win/loss conditions (Win, Lose).

Controls the game progression (e.g., storing the point and triggering rolls).

7-Segment Displays:

The outputs of the two counters are displayed on 7-segment displays to show the dice values once the roll button is released.

3. Design Entry

Counters

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. use IEEE.NUMERIC_STD.ALL;
4.
5. entity Counter is
6.     Port (
7.         clk    : in  std_logic; -- Clock signal
8.         rst    : in  std_logic; -- Reset signal
9.         roll   : in  std_logic;
10.        count : out std_logic_vector(2 downto 0); -- 3-bit output
11.        cycle : out std_logic
12.    );
13. end Counter;
14.
```

```
15. architecture Behavioral of Counter is
16.     signal count_signal : std_logic_vector(2 downto 0) :=
17.         "001"; -- Initial value
18.
19.     signal cycle_signal : std_logic := '0'; -- Signal for
20.         cycle output
21.
22. begin
23.     process (clk, rst)
24.         variable count_var : std_logic_vector(2 downto 0) :
25.             = "001"; -- Internal variable
26.
27.     begin
28.         if rst = '1' then
29.             count_var := "001"; -- Reset to "001" (binary
30.                 1)
31.
32.             cycle_signal <= '0';
33.
34.             elsif rising_edge(clk) then
35.                 if roll = '1' then
36.                     if count_var = "110" then -- Check if it i
37.                         s "110" (binary 6)
38.
39.                         count_var := "001"; -- Wrap around to
40.                             "001" (binary 1)
41.
42.                         cycle_signal <= '1'; -- New clock to t
43.                             he next counter
44.
45.                     else
46.                         count_var := std_logic_vector(unsigned
47.                             (count_var) + 1); -- Increment counter
48.
49.                         cycle_signal <= '0'; -- Same
50.
51.                     end if;
52.
53.                 end if;
54.
55.             end if;
56.
57.         -- Update the signal outputs
58.         count_signal <= count_var;
59.
60.     end process;
61.
62.     -- Assign signals to the output ports
63.     count <= count_signal;
64.     cycle <= cycle_signal;
65.
66. end Behavioral;
```

Adder

```
1. library IEEE;
2. use ieee.std_logic_1164.all;
3.
4. Entity Adder is port(
5.     A : in std_logic;
```

```

6.   B   : In std_logic;
7.   CI  : In std_logic;
8.   Sum : Out std_logic;
9.   CO  : Out std_logic
10. );
11. End Adder;
12.
13. Architecture behavioral of Adder Is
14.
15. Begin
16.
17.   sum <= A xor B xor CI ;
18.   CO <= (A and B) or (CI and A) or (CI and B) ;
19.
20. end behavioral;

```

MultiAdder

```

1.   library IEEE;
2.   use ieee.std_logic_1164.all;
3.
4.   entity MultiAdder is
5.       port (
6.           A   : In  std_logic_vector(2 downto 0);
7.           B   : In  std_logic_vector(2 downto 0);
8.           Sum : Out std_logic_vector(3 downto 0)
9.       );
10.  end MultiAdder;
11.
12.  Architecture structural of MultiAdder is
13.
14.  component Adder
15.  port(
16.      A : In std_logic;
17.      B : In std_logic;
18.      CI : In std_logic;
19.
20.      Sum: Out std_logic;
21.      CO : Out std_logic);
22.  end component;
23.
24.  signal Carryout: std_logic_vector(1 downto 0);
25.
26.  Begin
27.
28.  Adder0: Adder port map(A=>A(0), B=>B(0) , CI=>'0' , Su
m=>Sum(0) , CO=>Carryout(0) );

```

```

29.  Adder1: Adder port map(A=>A(1), B=>B(1) , CI=>Carryout(0)
, Sum=>Sum(1) , CO=>Carryout(1) );
30.  Adder2: Adder port map(A=>A(2), B=>B(2) , CI=>Carryout(1)
, Sum=>Sum(2) , CO=>Sum(3) );
31.
32.
33. end structural;

```

Point_Register

```

1.   library IEEE;
2.   use IEEE.STD_LOGIC_1164.ALL;
3.
4.   entity Point_register is
5.       generic ( width : integer := 3 );
6.
7.       Port ( clk       : in  std_logic;
8.             -- Clock input
9.
10.            rst        : in  std_logic;
11.            -- Synchronous reset
12.
13.            Sp         : in  std_logic;
14.            -- Load enable signal
15.
16.            Data_In    : in  std_logic_vector(width downto 0)
; -- Data input
17.
18.            Data_Out   : out std_logic_vector(width downto 0)
-- Data output
19.
20.        );
21.  end Point_register;
22.
23.  architecture slice of Point_register is
24.
25.      signal Data : std_logic_vector(width downto 0) := (oth
ers => '0'); -- Internal signal
26.
27.  begin
28.
29.      process(clk) -- Only clk in the sensitivity list for
synchronous Logic
30.
31.      begin
32.
33.          if rising_edge(clk) then
34.
35.              if rst = '1' then
36.
37.                  -- Reset the register synchronously
38.
39.                  Data <= (others => '0');
40.
41.              elsif Sp = '1' then
42.
43.                  -- Load new data when Sp is high
44.
45.                  Data <= Data_In;
46.
47.              end if;
48.
49.          end if;
50.
51.      end process;

```

```

30.
31.    -- Assign internal signal to output
32.    Data_Out <= Data;
33.
34. end slice;

```

TestLogic

```

1.  library IEEE;
2.  use IEEE.STD_LOGIC_1164.ALL;
3.  use IEEE.NUMERIC_STD.ALL;
4.
5.  entity TestLogic is
6.      Port (
7.          Sum      : in std_logic_vector(3 downto 0); -- Sum
                        of the two dice
8.          D7       : out STD_LOGIC;
9.          D711     : out STD_LOGIC;
10.         D2312    : out STD_LOGIC
11.     );
12. end TestLogic;
13.
14. architecture Behavioral of TestLogic is
15. begin
16.     PROCESS(Sum)
17.     BEGIN
18.         -- Default outputs
19.         D7    <= '0';
20.         D711  <= '0';
21.         D2312 <= '0';
22.
23.         CASE Sum IS
24.             WHEN "0111" =>
25.                 D7    <= '1';
26.                 D711  <= '1';
27.             WHEN "1011" =>
28.                 D711  <= '1';
29.             WHEN "0010" | "0011" | "1100" =>
30.                 D2312 <= '1';
31.             WHEN OTHERS =>
32.                 -- Do nothing, all signals remain '0'
33.                 NULL;
34.         END CASE;
35.     END PROCESS;
36. end Behavioral;

```

Comparator

```

1.  library IEEE;
2.  use IEEE.STD_LOGIC_1164.ALL;
3.
4.  entity comparator is
5.      generic(
6.          WIDTH : integer := 3
7.      );
8.      Port (
9.          clk : in STD_LOGIC;
10.         CompA : in STD_LOGIC_VECTOR (WIDTH downto 0);
11.         CompB : in STD_LOGIC_VECTOR (WIDTH downto 0);
12.         Eq : out STD_LOGIC);
13. end comparator;
14.
15. architecture Behavioral of comparator is
16. begin
17.     process(clk) begin
18.         if (CompA = CompB) then
19.             Eq <= '1';
20.         else
21.             Eq <= '0';
22.         end if;
23.     end process;
24. end Behavioral;

```

Control

```

1.  library IEEE;
2.  use IEEE.STD_LOGIC_1164.ALL;
3.  use IEEE.NUMERIC_STD.ALL;
4.
5.  entity Control is
6.      Port (
7.          clk      : in STD_LOGIC;
8.          rst      : in STD_LOGIC;
9.          Rb       : in STD_LOGIC; -- Roll button
10.         D7        : in STD_LOGIC;
11.         D711      : in STD_LOGIC;
12.         D2312     : in STD_LOGIC;
13.         Eq        : in STD_LOGIC;
14.
15.         -- Outputs
16.         Win       : out STD_LOGIC;
17.         Lose      : out STD_LOGIC;
18.         Sp        : out STD_LOGIC;
19.         Roll      : out STD_LOGIC

```

```

20.     );
21. end Control;
22.
23. architecture Behavioral of Control is
24.     -- State Declaration
25.     TYPE STATE_TYPE IS (Start, Play1, Play2Interval, Play2,
        EndGame);
26.     SIGNAL state : STATE_TYPE := Start;
27.     SIGNAL Roll0 : std_logic;
28.
29. begin
30.     PROCESS(clk, rst)
31.     BEGIN
32.
33.         Roll0 <= Rb;
34.         Roll <= Roll0;
35.
36.         IF rst = '1' THEN
37.             state <= Start;
38.             Win    <= '0';
39.             Lose   <= '0';
40.             Sp     <= '1';
41.             Roll   <= '0';
42.
43.             ELSIF state = EndGame THEN
44.                 Roll <= '0';
45.
46.             ELSIF rising_edge(clk) THEN
47.                 -- Default outputs
48.
49.                 CASE state IS
50.
51.                     WHEN Start =>
52.
53.                         IF Rb = '1' THEN
54.
55.                             state <= Play1;
56.
57.                             END IF;
58.
59.                             WHEN Play1 =>
60.
61.                                 IF Rb = '0' THEN
62.
63.                                     Sp <= '0';
64.
65.                                     IF D711 = '1' THEN
66.
67.                                         Win <= '1';
68.
69.                                         state <= EndGame;
70.
71.                                         ELSIF D2312 = '1' THEN
72.
73.                                             Lose <= '1';

```

```

63.         state <= EndGame;
64.     ELSE
65.         state <= Play2Interval;
66.     END IF;
67. END IF;
68.
69. When Play2Interval =>
70.     IF Rb = '1' THEN
71.         state <= Play2;
72.     END IF;
73.
74.     WHEN Play2 =>
75.         IF Rb = '0' THEN
76.             IF D7 = '1' THEN
77.                 Lose <= '1';
78.                 state <= EndGame;
79.             ELSIF Eq = '1' THEN
80.                 Win <= '1';
81.                 state <= EndGame;
82.             ELSE
83.                 state <= Play2Interval;
84.             END IF;
85.         END IF;
86.
87.     WHEN EndGame =>
88.         -- Wait for reset
89.         NULL;
90.     END CASE;
91. END IF;
92. END PROCESS;
93.
94. end Behavioral;

```

Char_7seg

```

1.  library ieee;
2.  use ieee.std_logic_1164.all;
3.
4.  entity char_7seg is
5.      port (
6.          c : in std_logic_vector(2 downto 0); -- 4-bit input
            t character code
7.          display : out std_logic_vector(7 downto 0) -- 7-segment output
8.      );
9.  end char_7seg;

```

```

10.
11. architecture behavior of char_7seg is
12. begin
13.     process(c)
14.     begin
15.         case c is
16.             when "000" => display <= "11000000"; -- 0
17.             when "001" => display <= "11111001"; -- 1
18.             when "010" => display <= "10100100"; -- 2
19.             when "011" => display <= "10110000"; -- 3
20.             when "100" => display <= "10011001"; -- 4
21.             when "101" => display <= "10010010"; -- 5
22.             when "110" => display <= "10000010"; -- 6
23.             when others => display <= "11111111"; -- Defau
                Lt to blank
24.         end case;
25.     end process;
26. end behavior;

```

Dice(Main function)

```

1. library IEEE;
2. use ieee.std_logic_1164.all;
3.
4. entity Dice is
5. generic(
6.     width : Natural := 3 --
7. );
8. port (
9.     clk      : in std_logic;
10.     Rb       : in std_logic;
11.     rst      : in std_logic;
12.
13.     win : out std_logic;
14.     lose : out std_logic;
15.
16.     display0 : out std_logic_vector(7 downto 0);
17.     display1 : out std_logic_vector(7 downto 0)
18.
19. );
20. end Dice;
21.
22. Architecture structural of Dice is
23. -----
24. component MultiAdder
25. port (

```

```

26.     A       : In std_logic_vector(width -1 downto 0);
27.     B       : In std_logic_vector(width -1 downto 0);
28.     Sum      : Out std_logic_vector(width      downto 0)
29. );
30. end component;
31. -----
32. component Counter
33.     Port ( clk      : in std_logic;
34.           rst       : in std_logic;
35.           roll      : in std_logic;
36.           count     : out std_logic_vector (width -1 d
                ownto 0));
37.           cycle     : out std_logic
38. );
39. end component;
40. -----
41. component Point_register
42.     Port (
43.         clk      : in std_logic;
44.         rst      : in std_logic;
45.         Sp       : in std_logic;
46.         Data_In  : in std_logic_vector (width down
                to 0);
47.         Data_Out : out std_logic_vector (width down
                to 0)
48. );
49. end component;
50. -----
51. component comparator
52.     Port ( clk      : in std_logic;
53.           CompA     : in STD_LOGIC_VECTOR (width d
                ownto 0);
54.           CompB     : in STD_LOGIC_VECTOR (width d
                ownto 0);
55.           Eq        : out STD_LOGIC
56. );
57. end component;
58. -----
59. component TestLogic
60.     Port (
61.         Sum      : in std_logic_vector(3 downto 0); -- Sum
                of the two dice
62.         D7       : out STD_LOGIC;
63.         D711     : out STD_LOGIC;

```

```

64.         D2312  : out STD_LOGIC
65.     );
66. end component;
67. -----
68. component Control
69.     Port (
70.         clk      : in  STD_LOGIC;
71.         rst       : in  STD_LOGIC;
72.         Rb        : in  STD_LOGIC; -- Roll button
73.         D7        : in  STD_LOGIC;
74.         D711      : in  STD_LOGIC;
75.         D2312     : in  STD_LOGIC;
76.         Eq        : in  STD_LOGIC;
77.
78.         -- Outputs
79.         Win       : out STD_LOGIC;
80.         Lose      : out STD_LOGIC;
81.         Sp        : out STD_LOGIC;
82.         Roll      : out STD_LOGIC
83.     );
84. end component;
85. -----
86. component char_7seg
87.     Port (
88.         c : in std_logic_vector(2 downto 0); -- 4-bit input
89.         t character code
90.         display : out std_logic_vector(7 downto 0) -- 7-segment output
91.     );
92. -----
93.     signal Cnt0 : std_logic_vector(width -1 downto 0):= (
94.         others => '0');
95.     signal Cnt1 : std_logic_vector(width -1 downto 0):= (
96.         others => '0');
97.     signal DatIn : std_logic_vector(width  downto 0):= (
98.         others => '0');
99.     signal DatOut: std_logic_vector(width  downto 0):= (
100.        others => '0');
101.     signal Sum0  : std_logic_vector(width  downto 0);
102.     signal Sp0   : std_logic;
103.     signal Eq0   : std_logic;
104.     signal D70   : std_logic;
105.     signal D7110 : std_logic;

```

```


102.     signal D23120 : std_logic;
103.     signal Roll0 : std_logic;
104.     signal cycle0 : std_logic;
105.     signal cycle1 : std_logic;
106.
107.
108. Begin
109.
110. Counter0:      Counter      port map (clk => c
111.         lk , rst  => rst    , roll  => Roll0 , count => cnt0, c
112.         ycle => cycle0);
113. Counter1:      Counter      port map (clk => c
114.         ycle0 , rst  => rst    , roll  => Roll0 , count => cnt1,
115.         cycle => cycle1 );
116. MultiAdder0:    MultiAdder    port map (A  => c
117.         nt0, B    => cnt1    , Sum   => Sum0 );
118. Point_register0: Point_register port map (clk =>
119.         clk , rst  => rst    , Sp    => Sp0    , Data_In => Sum0,
120.         Data_Out => DatOut);
121. comparator0:    comparator    port map (clk =>
122.         clk , CompA => DatOut, CompB => Sum0    , Eq => Eq0 );
123. TestLogic0:     TestLogic     port map (Sum => Sum0,
124.         D7 => D70    , D711 => D7110, D2312 => D23120);
125. Control0:       Control       port map (clk =>
126.         clk , rst => rst    , Rb => Rb, D7 => D70, D711 => D7110, D
127.         2312 => D23120 , Eq => Eq0, Win => win, Lose => lose, Sp
128.         => Sp0, Roll => Roll0);
129. Char_7seg0:      char_7seg     port map (c =>
130.         cnt0, display => display0 );
131. Char_7seg1:      char_7seg     port map (c =>
132.         cnt1, display => display1 );
133.
134.
135. end structural;
136.
137.
138. end behavior;

```

4. Simulation and Synthesis Results


On the first roll of dice:

Loses when D2312 = 1(e.g. 3)




Wins when D711 = 1(e.g. 7)

Else proceeds.




On the second roll of dice:

Wins when $E_q = 1$




Loses when $D_7 = 1$



Else proceeds.

On any subsequent roll:


The criteria remains, e.g. 1st Point = 5 and the 3rd roll triggers.




5. Experimental Results

On the first roll of dice:

Wins when $D_{711} = 1$ (e.g. 7)




Lose when $D_{2312} = 1$ (e.g. 3)




Else proceeds.

On the elaborating roll:


If the first roll reads 6,



...the green light would be ablaze,




...else if $D_7 = 1$, one loses.



6. Discussion and Conclusion

This humble implementation, though seemingly running smoothly, is a result of sheer dedication and countless trials and errors. One of the most notable glitches encountered during the early stages of development was a peculiar one-cycle lag. This issue would have been painstaking to resolve without abandoning the 'Rb in, Roll out' structure of the Control block and directly plugging the

Roll Button signal into the subsequent stage, which is the first stage of the cascaded counter.



The root cause of this issue lies in the timing sequence. When the Rb signal is turned off, it

isn't processed until the next cycle. This delay turns off the roll signal but prevents the counter from addressing it because both are operating within the same asynchronous structure. Since the counter cannot predict the next state of the roll button, the issue remains unsolvable unless the roll signal is deliberately moved forward. This requires re-routing it directly to the roll button input.