# LAB REPORT

# \*\*\*\*\*\*On Numbers and Display\*\*\*\*\*

\*\*\*Author 洪晨辉 3220101111\*\*\*\*

\*\*\*\*Date 2024.12.3\*\*\*\*

## 1. Problem Description

- 1) Design a 4-to-2 bit binary to BCD digital circuit using the certain structure provided in the FPGA guidance. Display it through two seven-segment display.
- 2) Make a 2 digit BCD adder.
- 3) There's a specific ingenious way to implement a 2 digit BCD adder with logic provided below. Try it out.


1 T0 = A0 + B0 2 if(T0 > 9) then 3 Z0 = 10; 4 c1 = 1; 5 else 6 Z0 = 0; 7 c1 = 0; 8 end if 9 S0 = T0 - Z0 10 T1 = A1 + B1 + c1 11 if (T1 > 9)then 12 Z1 = 10; 13 c2 = 1; 14 else 15 Z1 = 0; 16c2 = 0; 17 end if 18 S1 = T1 - Z1 19 S2 = c2

4) Upgrade the 4-to-2 BCD conversion circuit into 6 bit one.

### 2. Design Formulation

#### Part II

As much as I love to, the guidance has pose restrictions on circuit design. It must consist of the following structure,



Which means the circuit must consists of these stuff,

**Comparator:** determines if the 4-bit binary input is greater than 3.

**Circuit A and B:** Adjust value for Ones or Tens.

**Seven-segment decoder:** You know the drill.

#### Part V

Theoretically, one should implement many adders and such. But for us lazy-bones, we just use some plus operand tips-and-tricks provided by IEEE standard library anyway. Not a big deal.

#### Part VI

Yay, we have if-else block now. Just copy and paste it and we'll be fine.

#### Part VII

Nah, the method provided by Part II is dumb. Why do those structural stuff when you could easily pull out the truth table implementation in your sleeve, and completely wretch the well-organized design into a deep abyss of horribly strangled logic gates? But hey, what do you expect? It's convenient! So don't judge me.

Truth table as follows,

#### Truth Table for 6-Bit Binary to BCD

Binary Input (6-bit)	Decimal Value	BCD Tens (MSB)	BCD Ones (LSB)
000000	0	0000	0000
000001	1	0000	0001
000010	2	0000	0010
000011	3	0000	0011
000100	4	0000	0100
000101	5	0000	0101
000110	6	0000	0110
000111	7	0000	0111
001000	8	0000	1000
001001	9	0000	1001
001010	10	0001	0000
001011	11	0001	0001
111110	62	0110	0010
111111	63	0110	0011

This table directly maps every 6-bit binary input to its equivalent BCD output.

# 3. Design Entry

#### Part II

#### Part2.vhd

```
    library IEEE;

2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity part2 is
5.
       Port (
           sw : in STD_LOGIC_VECTOR(3 d
   ownto ∅); -- 4-bit binary input
     hex1, hex0 : out STD LOGIC VECTOR(7
    downto ∅)
8.
       );
9. end part2;
10.
11. architecture Structural of part2 is
12.
       -- Signals
       signal z : STD_LOGIC; -
   - Comparator result
14.
       signal bcd_tens : STD_LOGIC; --
    BCD tens digit
15.
       signal bcd_ones : STD_LOGIC_VEC
   TOR(3 downto 0); -- BCD ones digit
16.
17. begin
18.
        -- Instantiate Comparator
19.
       COMP: entity work.Comparator4
20.
           Port Map (
21.
              binary_in => sw,
22.
               z => z
```

```
23.
24.
25.
        -- Instantiate Circuit A (Ones)
26.
        CIRCA: entity work.CircuitA4
27.
            Port Map (
28.
                 binary_in => sw,
29.
                 z \Rightarrow z,
30.
                 bcd_ones => bcd_ones
31.
32.
33.
        -- Instantiate Circuit B (Tens)
34.
        CIRCB: entity work.CircuitB4
35.
            Port Map (
36.
                 z \Rightarrow z,
37.
                bcd_tens => bcd_tens
38.
            );
39.
40.
        HEX_1: entity work.char_7segB
41.
            Port Map (
42.
                 c => bcd_tens,
43.
                display => hex1
44.
            );
45.
46. HEX_0: entity work.char_7seg
47. Port Map (
48.
      c => bcd_ones,
49. display \Rightarrow hex0
50.);
51.
52. end Structural;
```

## Comparator4.vhd

```
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    entity Comparator4 is
    Port (
    binary_in : in STD_LOGIC_VEC
        TOR(3 downto 0); -- 4-bit binary inp
        ut
    z : out STD_LOGIC --
        High if binary_in >= 10
    );
    end Comparator4;
```

- 10.
- 11. architecture PureLogic of Comparator
  4 is
- 12. begin
- 13. --z = 1 when binary\_in >= 10
- 15. end PureLogic;

#### CircuitA4.vhd

- library IEEE;
- 2. use IEEE.STD\_LOGIC\_1164.ALL;
- 3.
- 4. entity CircuitA4 is
- 5. Port (
- 6. binary\_in : in STD\_LOGIC\_VEC
  TOR(3 downto 0); --4-bit binary input
- 7. z : in STD\_LOGIC; Comparator result (1 if tens digit
   is 1)
- 8. bcd\_ones : out STD\_LOGIC\_VE
  CTOR(3 downto 0) -- Adjusted BCD one
  s digit
- 9. );
- 10. end CircuitA4;
- 11.
- 12. architecture PureLogic of CircuitA4 is
- 13. signal subtract\_10 : STD\_LOGIC\_V
  ECTOR(3 downto 0) := "1001"; -- Bina
  ry 9
- 14. signal result : STD\_LOGIC\_V ECTOR(3 downto 0); -- Result after s ubtraction
- 15. signal borrow : STD\_LOGIC\_V
   ECTOR(4 downto 0); -- Borrow propaga
   tion
- 16. begin
- 18. borrow(0) <= z; -- Borrow starts only when z = 1
- 19. result(0) <= binary\_in(0) xor su
  btract\_10(0) xor borrow(0);</pre>

- 20. borrow(1) <= (not binary\_in( $\theta$ ) a nd subtract 10( $\theta$ )) or
- 21. (not binary\_in( $\theta$ ) a nd borrow( $\theta$ )) or
- 22. (subtract\_10(0) and borrow(0));
- 23.
- 24. result(1) <= binary\_in(1) xor su
  btract\_10(1) xor borrow(1);</pre>
- 25. borrow(2) <= (not binary\_in(1) a nd subtract\_10(1)) or

- 28.
- 29. result(2) <= binary\_in(2) xor su
  btract\_10(2) xor borrow(2);</pre>
- 30. borrow(3) <= (not binary\_in(2) a
   nd subtract\_10(2)) or</pre>
- 31. (not binary\_in(2) a
   nd borrow(2)) or
- 32. (subtract\_10(2) and
  borrow(2));
- 33.
- 34. result(3) <= binary\_in(3) xor su
  btract\_10(3) xor borrow(3);</pre>
- 35.
- 36. -- MUX to select adjusted or una djusted value
- 37.  $bcd_ones(0) \leftarrow (not z and binary _in(0)) or (z and result(0));$
- 38. bcd\_ones(1) <= (not z and binary
   \_in(1)) or (z and result(1));</pre>
- 39.  $bcd_ones(2) \leftarrow (not z and binary _in(2)) or (z and result(2));$
- 40.  $bcd_ones(3) \leftarrow (not z and binary _in(3)) or (z and result(3));$
- 41. end PureLogic;

#### CircuitB4.vhd

- library IEEE;
- 2. use IEEE.STD\_LOGIC\_1164.ALL;
- 3
- 4. entity CircuitB4 is

```
21. when "0101" => display <
   5. Port (
                                            = "10010010"; -- 5
   6. z : in STD_LOGIC; --
     Comparator result
                                           22.
                                                        when "0110" => display <
   7. bcd_tens : out STD_LOGIC --
                                            = "10000010"; -- 6
                                           23.
    Tens digit
                                                      when "0111" => display <
   8. );
                                            = "11111000"; -- 7
   end CircuitB4;
                                           24.
                                                       when "1000" => display <
                                             = "10000000"; -- 8
   11. architecture PureLogic of CircuitB4
                                                      when "1001" => display <
                                            = "10010000"; -- 9
   12. begin
                                                       when others => display <
   13. -- Tens digit Logic
                                            = "11111111"; -- Default to blank
                                           27. end case;
   14. bcd_{tens} \le z;
                                           28. end process;
   15. end PureLogic;
                                           29. end behavior;
Char 7seg.vhd
                                        Char 7segB.vhd

    library ieee;

    library ieee;

   2. use ieee.std_logic_1164.all;
   3.
                                            2. use ieee.std_logic_1164.all;
                                            3.
   4. entity char_7seg is
   5. port (
                                            4. entity char_7segB is
                                            5. port (
   6. c : in std_logic_vector(3 do
     wnto ∅); -- 4-bit input character co
                                            6. c : in std_logic; -- 1-bit i
                                              nput character code
                                           7. display : out std_logic_vect
   7. display : out std_logic_vect
                                            or(7 downto 0) -- 7-segment output
   or(7 downto 0) -- 7-segment output
   8. );
                                            8. );
   end char_7seg;
                                            end char_7segB;
   10.
                                            10.
   11. architecture behavior of char_7seg i
                                            11. architecture behavior of char_7segB
                                            is
   12. begin
                                            12. begin
   13. process(c)
                                            13. process(c)
   14. begin
                                            14. begin
   15. case c is
                                            15. case c is
                                            16. when '0' \Rightarrow display \Leftarrow "
   16. when "0000" \Rightarrow display <
     = "11000000"; -- 0
                                             11000000"; -- 0
   17. when "0001" => display <
                                            17.
                                                      when '1' => display <= "
    = "11111001"; -- 1
                                            11111001"; -- 1
                                            18. when others => display <
   18. when "0010" => display <
     = "10100100"; -- 2
                                             = "11111111"; -- Default to blank
   19. when "0011" => display <
                                            19. end case;
    = "10110000"; -- 3
                                           20. end process;
   20. when "0100" \Rightarrow display <
                                           21.end behavior;
     = "10011001"; -- 4
```

#### Part V

```
1. library ieee;
2. use ieee.std_logic_1164.all;
3. use ieee.numeric std.all;
4.
5. entity part5 is
6. port(
7. sw : in std_logic_vector(15 downto
  0);
8. hex7, hex6, hex5, hex4, hex2, hex1,
    hex0 : out std_logic_vector(7 downt
   00)
9. );
10. end part5;
12. architecture behavior of part5 is
13. signal num_one : integer := 0;
14. signal num_two : integer := 0;
15. signal num_one_tens_digit : integer
    range 9 downto 0 := 0;
16. signal num_one_ones_digit : integer
    range 9 downto 0 := 0;
17. signal num_two_tens_digit : integer
    range 9 downto 0 := 0;
18. signal num_two_ones_digit : integer
    range 9 downto 0 := 0;
19.
20. signal sum : integer := 0;
21. signal sum_hundreds_digit : integer
   range 9 downto 0 := 0;
22. signal sum_tens_digit : integer ran
   ge 9 downto 0 := 0;
23. signal sum_ones_digit : integer ran
   ge 9 downto 0 := 0;
24.
25. begin
26. hex_0: entity work.char_7seg
27. Port Map(
28. c => sum_ones_digit,
29. display => hex0
30. );
31.
32. hex_1: entity work.char_7seg
```

```
33. Port Map(
34. c => sum_tens_digit,
35. display \Rightarrow hex1
36. );
37.
38. hex_2: entity work.char_7seg
39. Port Map(
40. c => sum_hundreds_digit,
41. display => hex2
42. );
43.
44. hex_4: entity work.char_7seg
45. Port Map(
    c => num_two_ones_digit,
46.
47. display => hex4
48. );
49.
50. hex_5: entity work.char_7seg
51. Port Map(
52. c => num_two_tens_digit,
53. display => hex5
54. );
55.
56. hex_6: entity work.char_7seg
57. Port Map(
58. c => num_one_ones_digit,
59. display => hex6
60.);
61.
62. hex_7: entity work.char_7seg
63. Port Map(
64. c => num_one_tens_digit,
65. display => hex7
66. );
67.
68. process(sw, num_one, num_two, sum)
69. begin
70. num_one <= to_integer(unsigned(sw(
   15 downto 12))) * 10 + to_integer(un
   signed(sw(11 downto 8)));
71. num_two <= to_integer(unsigned(sw(</pre>
   7 downto 4))) * 10 + to_integer(unsi
   gned(sw(3 downto 0)));
72. sum <= num_one + num_two;
```

```
1.
                                                 16.
                                                             when 0 => display <= "11
                                                   000000"; -- 0
    73. -- num_one display --
    74. num_one_tens_digit <= num_one / 10
                                                             when 1 => display <= "11
                                                  111001"; -- 1
    75. num one ones digit <= num one mod
                                                 18.
                                                             when 2 => display <= "10
                                                   100100"; -- 2
    76.
                                                               when 3 \Rightarrow display <= "10"
                                                  110000"; -- 3
    77.
    78. -- num two display --
                                                 20.
                                                              when 4 => display <= "10
                                                   011001"; -- 4
    79. num_two_tens_digit <= num_two / 10
                                                             when 5 => display <= "10
    80. num_two_ones_digit <= num_two mod
                                                  010010"; -- 5
                                                 22.
                                                              when 6 \Rightarrow display <= "10"
                                                   000010"; -- 6
    81.
    82.
                                                             when 7 => display <= "11
    83. -- sum display --
                                                   111000"; -- 7
    84. sum_hundreds_digit <= sum / 100;
                                                 24.
                                                              when 8 => display <= "10
    85. sum_tens_digit <= ((sum - 100 * su
                                                    000000"; -- 8
       m_hundreds_digit) - (sum - 100 * sum
                                                 25.
                                                             when 9 \Rightarrow display <= "10"
       _hundreds_digit) mod 10) / 10;
                                                  010000"; -- 9
    86. sum ones digit <= sum mod 10;
                                                 26.
                                                              when others => display <
                                                    = "11111111"; -- Default to blank
    87.
                                                 27. end case;
    88. end process;
                                                 28. end process;
    89. end behavior;
Char 7seg.vhd
                                                 29. end behavior;

    library ieee;

                                             Part VI
    2. use ieee.std_logic_1164.all;
    3.
    4. entity char_7seg is

    library ieee;

    5. port (
                                                 2. use ieee.std logic 1164.all;
    6. c: in integer; -- 4-bit inp
                                                 use ieee.numeric_std.all;
       ut character code
    7. display : out std_logic_vect
                                                 5. entity part6 is
    or(7 downto 0) -- 7-segment output
                                                 6. port(
                                                 7. sw : in std_logic_vector(15 downto
    8. );
    end char_7seg;
                                                  0);
                                                 8. hex7, hex6, hex5, hex4, hex2, hex1,
    11. architecture behavior of char_7seg i
                                                     hex0 : out std logic vector(7 downt
                                                    o 0)
    12. begin
                                                 9. );
    13. process(c)
                                                 10. end part6;
    14. begin
                                                 11.
```

12. architecture behavior of part6 is

13.

15. case c is

```
50.
14. signal a, b, c, t, z : integer := 0
                                                      51. -- a display --
15. signal a_1, a_0, b_1, b_0 : integer
                                                      52.
                                                            case a_1 is
    range 9 downto 0 := 0;
                                                      53. when 0 \Rightarrow \text{hex7} \Leftarrow \text{"11111111"};
16. \text{ signal c}_2, c_1, c_0, t_1, t_0, z_1,
                                                      54.
                                                             when 1 => hex7 <= "11111001";
     z_0 : integer := 0;
                                                      55.
                                                          when 2 => hex7 <= "10100100";
                                                      56.
17. signal s_0, s_1, s_2 : integer rang
                                                             when 3 \Rightarrow \text{hex7} <= "10110000";
    e 9 downto 0 := 0;
                                                      57.
                                                             when 4 => hex7 <= "10011001";
18.
                                                      58.
                                                             when 5 => hex7 <= "10010010";
19. begin
                                                      59.
                                                             when 6 => hex7 <= "10000010";
20. process(sw, a, b, c, t, z)
                                                      60.
                                                             when 7 => hex7 <= "11111000";
21. begin
                                                      61.
                                                             when 8 => hex7 <= "10000000";
22. a_1 \leftarrow to_integer(unsigned(sw(15 d)))
                                                      62.
                                                             when 9 => hex7 <= "10010000";
    ownto 12)));
                                                      63. end case;
23. a_0 \leftarrow to_integer(unsigned(sw(11)))
                                                      64.
    downto 8)));
                                                     65. case a_0 is
                                                      66.
24. b_1 \leftarrow to_integer(unsigned(sw(7 do
                                                             when 0 => hex6 <= "11000000";
    wnto 4)));
                                                      67. when 1 \Rightarrow \text{hex6} \Leftarrow \text{"11111001"};
25. b_0 \le to_integer(unsigned(sw(3 do
                                                      68.
                                                             when 2 => hex6 <= "10100100";
    wnto 0)));
                                                      69.
                                                            when 3 => hex6 <= "10110000";
26.
                                                      70.
                                                             when 4 => hex6 <= "10011001";
27. -- algorithm given --
                                                      71.
                                                             when 5 => hex6 <= "10010010";
28. t_0 \le a_0 + b_0;
                                                      72.
                                                             when 6 => hex6 <= "10000010";
29. if t_0 > 9 then
                                                      73. when 7 \Rightarrow \text{hex6} \Leftarrow \text{"11111000"};
30.
                                                      74.
      z 0 <= 10;
                                                             when 8 => hex6 <= "10000000";
31. c_1 <= 1;
                                                      75.
                                                             when 9 => hex6 <= "10010000";
32. else
                                                      76.
                                                           end case;
33. z_0 <= 0;
                                                      77.
34.
                                                      78.
       c_1 <= 0;
                                                            -- b display --
35. end if;
                                                      79.
36.
                                                      80.
                                                           case b_1 is
37. s_0 <= t_0 - z_0;
                                                      81. when 0 \Rightarrow \text{hex5} \Leftarrow \text{"111111111"};
                                                      82.
38.
     t_1 <= a_1 + b_1 + c_1;
                                                             when 1 => hex5 <= "11111001";
39.
                                                      83.
                                                          when 2 => hex5 <= "10100100";
40. if t_1 > 9 then
                                                      84.
                                                             when 3 \Rightarrow \text{hex5} <= "10110000";
41. z_1 <= 10;
                                                      85.
                                                            when 4 => hex5 <= "10011001";
42.
                                                      86.
      c_2 <= 1;
                                                             when 5 => hex5 <= "10010010";
43. else
                                                      87. when 6 \Rightarrow \text{hex5} \Leftarrow \text{"10000010"};
44.
       z_1 <= 0;
                                                      88.
                                                             when 7 => hex5 <= "11111000";
45. c_2 <= 0;
                                                      89.
                                                             when 8 => hex5 <= "10000000";
46. end if;
                                                      90.
                                                             when 9 => hex5 <= "10010000";
47.
                                                      91. end case;
                                                      92.
48. s_1 \leftarrow t_1 - z_1;
                                                     93. case b_0 is
49. s_2 <= c_2;
```

```
94.
         when 0 \Rightarrow \text{hex4} \Leftarrow \text{"11000000"};
95. when 1 \Rightarrow \text{hex4} \leftarrow \text{"11111001"};
96.
         when 2 => hex4 <= "10100100";
97. when 3 \Rightarrow \text{hex4} \Leftarrow \text{"10110000"};
98.
         when 4 => hex4 <= "10011001";
99. when 5 \Rightarrow \text{hex4} \leftarrow \text{"10010010"};
100.
           when 6 => hex4 <= "10000010";
101. when 7 \Rightarrow \text{hex4} \Leftarrow \text{"11111000"};
102.
           when 8 => hex4 <= "10000000";
103. when 9 \Rightarrow \text{hex4} \leftarrow \text{"10010000"};
104. end case;
105.
106. -- sum display --
107.
108. case s_2 is
109. when 0 \Rightarrow \text{hex2} \Leftarrow \text{"111111111"};
110. when 1 \Rightarrow \text{hex2} \Leftarrow \text{"11111001"};
111. when 2 \Rightarrow \text{hex2} \Leftarrow \text{"10100100"};
112. when 3 \Rightarrow \text{hex2} \Leftarrow \text{"10110000"};
113. when 4 \Rightarrow \text{hex2} \Leftarrow \text{"10011001"};
114. when 5 \Rightarrow \text{hex2} \Leftarrow \text{"10010010"};
115. when 6 \Rightarrow \text{hex2} \Leftarrow \text{"10000010"};
116. when 7 \Rightarrow \text{hex2} \Leftarrow \text{"11111000"};
117. when 8 \Rightarrow \text{hex2} \Leftarrow \text{"10000000"};
118. when 9 \Rightarrow \text{hex2} \Leftarrow \text{"10010000"};
119. end case;
120.
121. case s_1 is
122.
           when 0 => hex1 <= "11000000";
123.
          when 1 => hex1 <= "11111001";
124.
           when 2 => hex1 <= "10100100";
125.
          when 3 \Rightarrow \text{hex1} \leftarrow \text{"10110000"};
126.
           when 4 \Rightarrow \text{hex1} <= "10011001";
127.
          when 5 => hex1 <= "10010010";
128.
           when 6 \Rightarrow \text{hex1} <= "10000010";
129.
          when 7 => hex1 <= "11111000";
130.
           when 8 \Rightarrow \text{hex1} <= "100000000";
131. when 9 \Rightarrow \text{hex1} \leftarrow \text{"10010000"};
132.
          end case;
133.
134. case s_0 is
135. when 0 \Rightarrow \text{hex} 0 \Leftarrow \text{"11000000"};
136.
           when 1 => hex0 <= "11111001";
137. when 2 \Rightarrow \text{hex0} \Leftarrow \text{"10100100"};
```

```
138. when 3 => hex0 <= "10110000";

139. when 4 => hex0 <= "10011001";

140. when 5 => hex0 <= "10010010";

141. when 6 => hex0 <= "100000010";

142. when 7 => hex0 <= "11111000";

143. when 8 => hex0 <= "100000000";

144. when 9 => hex0 <= "10010000";

145. end case;

146. end process;

147. end behavior;
```

# Part VII

# Char\_7seg the same as PartII

```
    library IEEE;

2. use IEEE.STD_LOGIC_1164.ALL;
4. entity part7 is
5. Port (
        binary_in : in STD_LOGIC_VEC
  TOR(5 downto 0); -- 6-bit binary inp
7. hex1,hex0 : out STD_LOGIC_VECTOR(7
 downto ₀)
8.
     );
9. end part7;
10.
11. architecture TruthTable of part7 is
12.
13. -- Component declarations
14.
    component char 7seg
15. port (
16. c : in std_logic_vector(
   3 downto ∅); -- 3-bit input for th
   e character
17. display : out std_logic_
 vector(7 downto ∅) -- 7-segment outp
18.
          );
19. end component;
20
21. signal bcd_tens : STD_LOGIC_VECTOR(
 3 downto 0);
22. signal bcd_ones : STD_LOGIC_VECTOR
```

(3 downto ₀);

```
23.
24.\ \mathrm{begin}
25. -- Map binary input to BCD tens
digit (MSB)
26. with binary_in select
27. bcd_tens <=
          "0000" when "000000" | "
000001" | "000010" | "000011" |
                    "000100" | "0
00101" | "000110" | "000111" |
                     "001000" | "0
01001",
          "0001" when "001010" | "
001011" | "001100" | "001101" |
32.
                   "001110" | "0
01111" | "010000" | "010001" |
           "010010" | "0
10011",
           "0010" when "010100" | "
010101" | "010110" | "010111" |
35. "011000" | "0
11001" | "011010" | "011011" |
                    "011100" | "0
 11101",
37. "0011" when "011110" | "
 011111" | "100000" | "100001" |
38. "100010" | "100011" | "100100"
  | "100101" |
39. "100110" | "100111" ,
40. "0100" when "101000" | "
101001" | "101010" | "101011" |
41. "101100" | "101101" | "101110"
| "101111" |
       "110000" | "110001" ,
42.
43. "0101" when "110010" | "
110011" | "110100" | "110101" |
      "110110" | "110111" | "111000"
 | "111001" |
45. "111010" | "111011" ,
           "0110" when "111100" | "
111101" | "111110" | "111111",
47. "0000" when others;
48.
```

```
49. -- Map binary input to BCD ones
 digit (LSB)
50. with binary_in select
51. bcd_ones <=
          "0000" when "000000" | "
 001010" | "010100" | "011110" |
53. "101000" | "1
 10010" | "111100",
          "0001" when "000001" | "
 001011" | "010101" | "011111" |
55. "101001" | "1
 10011" | "111101",
          "0010" when "000010" | "
001100" | "010110" | "100000" |
57. "101010" | "1
10100" | "111110",
          "0011" when "000011" | "
001101" | "010111" | "100001" |
        "101011" | "1
10101" | "111111",
          "0100" when "000100" | "
 001110" | "011000" | "100010" |
                 "101100" | "1
10110",
          "0101" when "000101" | "
001111" | "011001" | "100011" |
              "101101" | "1
10111",
          "0110" when "000110" | "
010000" | "011010" | "100100" |
                 "101110" | "1
11000",
          "0111" when "000111" | "
010001" | "011011" | "100101" |
67. "101111" | "1
11001",
          "1000" when "001000" | "
010010" | "011100" | "100110" |
69. "110000" | "1
11010",
70. "1001" when "001001" \mid "
 010011" | "011101" | "100111" |
```

"110001" | "1

71.

11011",

```
72. "0000" when others;
73.
74. Hex_0: char_7seg
75. port map (c => bcd_ones, dis play => hex0);
77. Hex_1: char_7seg
78. port map (c => bcd_tens, dis play => hex1);
79.
80. end TruthTable;
```

# 4. Simulation and Synthesis Results

#### PartII


Dg			23.5 ns		Pointer:		797.52 ns	Interval: 774.02 ns		Start:	End:			
A		Nane	Value	) ps	160.0 ns	320.0 ns	480.0 ns	640.0 ns	800.0 ns	960.0 ns	1.12 us	1.28 us	1.44 us	1.6 us
€		Nane	23.5	23.5 ns										
€.	<b>₽</b> 0	# 2v	B 00	0000	0001 0	010 X 0011	( 0100 ) ( 01	01 ( 0110 )	0111 ( 1000	( 1001 X	1010 ( 1011	1100 1101	X 1110 X	1111
GD.	<b>⊕</b> 5	₩ hex0	B 1100	11000000	X 11111001 X 10	0100100 🗶 10110000	X 10011001 X 10	10000010	X 11111000 X 10000000	10010000	11000000 11111001	X 10100100 X 101100	10011001	10010010
		₩ hex1	B 1100				11000000	*	11111001					
99														

#### PartV



It works! Or at least I think it does...

## Part VI




#### Part VII


D <sub>2</sub>	Master Time Bar:		30.55 ns		ns	Pointer:		896.43 ns	Inte	erval:	865.88 ns	Start	End:				
<b>A</b> ⊛		Nune	Value 30.55	100.0 ns	480.0 ns	560.	ns	640. <sub>0</sub> ns	720. <sub>0</sub> ns	800. <sub>0</sub> ns	880.0 ns	960.0 ns	1.04 us	1.12 us	1.2 us	1.28 us	
a.	<b>₽</b> 0	∄y_in	B 000	CX	000100	000101	Т	000110	χ 00	0111 X	001000	001001	001010	001011	X	001100 X0	001101
1	6 7	₩ hex1	B 1100						11000000				ж	131	111001		
#4	<b>⊚</b> 16	₩ hex0	B 1100	100	10011001	1001	010	1000001	0 X 1	11111000	10000000	10010000	X 11000000	X 11111	001	10100100	X1100

# **5. Experimental Results**

# Part II




0000




0001



0111




Part V




19 + 85 = 104

# Part VI




98 + 87 = 185


# Part VII



000111




1111 011111



111111

## 6. Discussion and Conclusion

Nauseous as the little red dot bottom right at the HEX display screen seems, upgrading the seven-segment code to eight would help, as the oHEX\_DP bit is covered. Here's the one implemented.




Looks a lot tidier and cleaner than usual. It would be a useful gag when floating-point arithmetic occurs.


Also, there is inherently some difference between the structural implementation of 4 bit BCD converter and the purely boolean one, though not in the way that would affect hardware processing. One would be more graceful if structuring it closer to the first method for there would be naturally more portable and easily maintained.



The good...



The bad...



And the ugly. Both of them.