附件:

BTN_Anti_Jitter 模块

```
module BTN Anti Jitter(
      input Clock,
      input BTN IN,
      output reg BTN Out
   );
    reg [3:0] cnt;
    reg BTN Old;
    always @ (posedge Clock) begin
         if(BTN IN != BTN Old)
            begin
                  cnt <= 4'b0000; BTN Old <= BTN IN;</pre>
            end
         else
            begin
               if( cnt == 4'b1111)
                  begin
                     cnt <= 4'b0000; BTN Out <= BTN IN;
                  end
               else
                     cnt <= cnt + 1'b1;
            end
    end
endmodule
```

Hex7seg_decode 模块

```
module Hex7seg_decode(
    input wire [23:0] disp_num,
    input wire[2:0] Scanning,
    output wire [7:0] SEGMENT,
    output reg [5:0] AN
);

reg [3:0] digit;
 reg [7:0] digit_seg;

assign SEGMENT = digit_seg;

always @ (*) begin
    AN = 6'b000000;
    case (Scanning)
```

计算机科学与工程学院 40

```
3'h0: begin digit[3:0] = disp num[3:0];
6'b000001; end
               3'h1: begin digit[3:0] = disp num[7:4];
                                                         AN =
6'b100000; end
               3'h2: begin digit[3:0] = disp num[11:8]; AN =
6'b010000; end
               3'h3: begin digit[3:0] = disp num[15:12]; AN =
6'b001000; end
               3'h4: begin digit[3:0] = disp num[19:16]; AN =
6'b000100; end
               3'h5: begin digit[3:0] = disp num[23:20]; AN =
6'b000010; end
         endcase
   end
   always @ (*) begin
            case (digit)
                 4'h0: digit seg = 8'b00111111;
                  4'h1: digit seg = 8'b00000110;
                  4'h2: digit seg = 8'b01011011;
                  4'h3: digit seg = 8'b01001111;
                  4'h4: digit seg = 8'b01100110;
                  4'h5: digit seg = 8'b01101101;
               4'h6: digit seg = 8'b01111101;
                4'h7: digit seg = 8'b00000111;
                  4'h8: digit seg = 8'b01111111;
                  4'h9: digit seg = 8'b01101111;
                  4'hA: digit seg = 8'b01110111;
                  4'hB: digit seg = 8'b011111100;
                  4'hC: digit seg = 8'b00111001;
                  4'hD: digit seg = 8'b01011110;
                  4'hE: digit seg = 8'b01111001;
                  4'hF: digit seg = 8'b01110001;
            endcase
   end
endmodule
```

计算机科学与工程学院 41