Integrated Electronics & Design

IC Fabrication Techniques

Gary Chun Zhao, PhD

Chun.Zhao@xjtlu.edu.cn

Reading: Chapter 4.0, 4.2, 4.3.1

Apr 2024

IC Fab. Tech. OUTLINE

- Thin Film Formation
- Photolithography and Etching



- LDoping
- IC Resistor
- Sheet Resistance
- Diode
- nMOSFET: Process Flow
- nMOSFET: Fab. and Layout
- nMOSFET: Layout Rules

Thin film formation

- Thermal oxidation
- CVD
- PVD

Thermal oxidation

Dry oxidation

- \rightarrow Si + O₂ \rightarrow SiO₂ (900-1200° C)
- > 700nm oxide: 10 hours (1200° (C)
- Good oxide quality: gate oxide

Wet oxidation

- \rightarrow Si + H₂O \rightarrow SiO₂ + 2H₂ (900-1200° C)
- > 700nm oxide: 0. 65 hours (1200° C)
- Poor oxide quality: field oxide/diffusion barrier (diffusion mask)

Gate oxide

Field oxide

H₂O or O₂

Thermal oxidation

SiO₂


Si

SiO₂

p-Si

 $V_{\rm D} \quad (V_{\rm D} \ge 0)$

Thermal oxidation




Dry oxidation

- \rightarrow Si + O₂ \rightarrow SiO₂ (900-1200° C)
- > 700nm oxide: 10 hours (1200° C)
- Good oxide quality: gate oxide

Wet oxidation


- \rightarrow Si + H₂O \rightarrow SiO₂ + 2H₂ (900-1200° C)
- > 700nm oxide: 0. 65 hours (1200° C)
- Poor oxide quality: field oxide/diffusion barrier (diffusion mask)

Furnace




Thermal SiO₂ Properties

> (1) SiO₂ is a good diffusion mask for common dopants



(2) Very good etching selectivity between Si and SiO₂.



Thin film formation

- Thermal oxidation
- CVD
- PVD

Chemical Vapor Deposition (CVD)

- Thin film formation from vapor phase reactants. Deposited films range from metals to semiconductors to insulators.
- An essential process step in the manufacturing of microelectronic devices. High temperatures and low pressures are the most common process conditions, but are not necessary.
- All CVD involves using an energy source to break reactant gases into reactive species for deposition.




Figure 12.4 Chemical vapor deposition of silicon from silicon tetrachloride.




Figure 13-1 A simple prototype thermal CVD reactor.





Figure Chemical vapor deposition of silicon from silicon tetrachloride.



Figure

A simple prototype thermal CVD reactor.

Examples of CVD

- Metals/Conductors W, Al, Cu, doped <u>poly-Si</u>
- Insulators (dielectrics) BPSG,
 Si₃N₄, <u>SiO₂</u>
- Semiconductors <u>Si</u>, Ge, InP, GaAsP

$$SiCl_4 + 2H_2 \rightarrow Si + 4HCl$$

$$SiH_4 + O_2 \rightarrow SiO_2 + 2H_2$$


Thin film formation

- Thermal oxidation
- CVD
- PVD


Physical Vapor Deposition (PVD)

- No chemical reaction involved
 - Evaporation
 - Sputtering
 - > ...
- Used to form metal films or metal oxide films, such as
 - > AI
 - > HfO₂
 - **>** ...


Physical Vapor Deposition - Evaporation



Physical Vapor Deposition - Sputtering



Physical Vapor Deposition - Sputtering



IC Fab. Tech. OUTLINE


- Thin Film Formation
- Photolithography and Etching




- LDoping
- IC Resistor
- Sheet Resistance
- Diode
- nMOSFET: Process Flow
- nMOSFET: Fab. and Layout
- nMOSFET: Layout Rules

Photolithography & Etching


- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: Development
- 5: Etching






Photolithographic process

The process of using UV (Ultraviolet) light to transfer patterns from a glass mask onto a surface of the Si wafer.





The photolithographic process

 The process of using UV (Ultraviolet) light to transfer patterns from a glass mask onto a surface of the Si wafer.



1. Glass Photomask (mask)







One mask for each
 lithography level in process

Photolithography & Etching


- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: Development
- 5: Etching

2. Coating

PR SiO₂

Si

- Spin coating process:
 - A controlled volume of photoresist is dispensed onto a wafer
 - The wafer is spun at high speed to produce a uniform photoresist film.



Dispense a controlled amount of photoresist



Allow the photoresist to spread across the wafer



Rapidly ramp up the coater spin speed throwing off excess photoresist




Spin at high speed to form a thin dry film of photoresist


Using the mask

- Preparing the surface:
 - Grow a thin layer of SiO₂
 - Apply on top of the SiO₂ layer a negative photoresist (PR1);
 thickness around 1 μm

mask1

PR1 SiO₂






Spin photoresist

 Place a mask (M1) in close proximity of the wafer

Photolithography & Etching

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: Development
- 5: Etching

3. UV exposure




- After placing M1 in close proximity of the wafer, an project UV light through the mask into PR1;
- Induce changes in the polymer structure and these regions will be insoluble to an organic solvent.
- The regions where the mask was opaque will not be exposed.

Photolithography & Etching

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: Development
- 5: Etching




4. Development (negative resist)



The regions, which is not exposed, will be soluble to an organic solvent

Process of Development

Process steps 3.UV exp



Photolithography & Etching

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: Development
- 5: Etching


5. Etching

Wet Etching

SiO₂ + 6HF \rightarrow H₂SiF₆+2H₂O (acid solution)

Dry Etching

REI (e.g. CF₄ plasma)



Si

SiQ₂

PR


Photoresist

chromium

Positive Resist: Part exposed to light will be dissolved in development solution. Negative Resist: ...will not be...



Light



Mask Plate





Resist Covered Wafer




Mask

32









Example 1: negative photoresist

1. Wafer is oxidized.




Oxidized wafer is covered with photoresist.




Wafer is exposed to UV light through a photomask.


ultraviolet radiation




4. Unexposed photoresist is dissolved in developer solution.




Oxide now unprotected by photoresist is etched away in hydrofluoric acid. HF



The rest of the photoresist is removed. Wafer is now ready for doping.



Example 2: positive photoresist



IC Fab. Tech. OUTLINE

- Thin Film Formation
- Photolithography and Etching
- LDoping
- IC Resistor
- Sheet Resistance
- Diode
- nMOSFET: Process Flow
- nMOSFET: Fab. and Layout
- nMOSFET: Layout Rules



Doping


- Thermal Diffusion
- Ion Implantation

Intrinsic Semiconductor


Lecture 3


Silicon has four valence electrons


- It covalently bonds with 4 adjacent atoms in the crystal lattice
- Increasing Temperature Causes Creation of Free Carriers. 10¹⁰cm⁻³ free carriers at 23°C (out of 2x10²³cm⁻³): Intrinsic Conductivity.




Intrinsic Semicon










Lecture 3

The Doping

 The addition of a small percentage of foreign atoms in the regular crystal lattice of silicon or germanium produces dramatic changes in their electrical properties, producing ntype and p-type semiconductors.

Element periodic table

Lecture 3




Doping (N type)


Column V elements are donors, e.g. P, As, Sb

By <u>substituting</u> a Si atom with a special impurity atom (Column V element), a conduction electron is created.

Lecture 3



Donors: P, As, Sb




Phosphorus has 5 valence electrons

'Donates' one conduction electron to lattice

Free

Our substrate has 10¹⁵cm⁻³ phosphorus (1 in 10⁸)




Doping (P type)

Column III elements are acceptors, e.g. B, Al, Ga


By <u>substituting</u> a Si atom with a special impurity atom (Column III element), a conduction hole is created.

Lecture 3




Boron has 3 valence electrons

- 'Accepts' one electron from lattice
- Creates a 'hole'




Diffusion




Heating elements

- **Diffusion** is the movement of one material through another from a region of relatively higher concentration into a region of lower concentration. There are two steps to thermal diffusion:
- Pre-deposition
- Drive-in
- Dopant Diffusion Sources
 - Gas Source: AsH₃, PH₃, B₂H₆

Dopant Diffusion




Furnace



48


Dopant Diffusion

Furnace




(2) Drive-in

Turn off dopant gas or seal surface with oxide





Note: Predeposition by diffusion can also be replaced by a shallow implantation step.

Thermal Diffusion Example




Thermal Diffusion Example







Ion Implantation



As* with kinetic energy





n type Si

Implantation causes


- (1) damaged region
- (2) non-substitutional location

Advantages of Ion Implantation

- Precise control of <u>dose</u> and <u>depth</u> profile
- Low-temp. process (can use photoresist as mask)
- Wide selection of masking materials

 e.g. photoresist, oxide, poly-Si, metal
- Less sensitive to surface cleaning procedures
- Excellent lateral dose uniformity (< 1% variation across 12" wafer)

Application example: self-aligned MOSFET source/drain regions



Annealing (Drive-in)

Implantation causes

- (1) damaged region and disorder cluster
- (2) non-substitutional location

To activate the implanted ions and to restore material properties, the semiconductor must be annealed.

Next week:

Fab. Tech. examples