# EEE205 – Digital Electronics (II) Lecture 19

A Revision Class

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XJTLU

#### Reference Books

- 1. A. Marcovitz, *Introduction to Logic Design*, McGraw Hill, 2005. (M)
- 2. R. Tocci, N. Widmer and G. Moss, *Digital Systems: Principles and Applications*, 10<sup>th</sup> Edition, Pearson Education, 2007. (T)
- 3. T. Floyd, *Digital Fundamentals*, Pearson Education, 7<sup>th</sup> Edition, 2000. (F)
- 4. C. H. Roth, Fundamentals of Logic Design, 5<sup>th</sup> Edition, Thomson Learning, 2004. (R)
- 5. S. Brown and Z. Vranesic, Fundametals of Digital Logic with Verilog Design, 3<sup>rd</sup> Edition, McGraw-Hill Education, 2014. (B)

#### Reference Books

Lecture 1	F	Lecture 11	F	Statistics	
Lecture 2	F	Lecture 12	R	Т	6.5
Lecture 3	В	Lecture 13	B, R	R (M)	4.5
Lecture 4	F, T	Lecture 14	UoL	F	3.5
Lecture 5	T	Lecture 15	Т	В	1.5
Lecture 6	T	Lecture 16	Т		
Lecture 7	T	Lecture 17	Т		
Lecture 8	R				
Lecture 9	R				
Lecture 10	R				

#### This Module

#### Contents:

- 1. Programmable Logics Devices (PLDs)
- 2. Hardware Design Languages (HDLs)
- 3. Large Combinational and Sequential Circuits
- 4. Algorithmic State Machines (ASMs)
- 5. Processor Interface Circuits

## Programmable Logic Devices (PLDs)

#### **Types**

- SPLDs Simple Programmable Logic Devices,
- CPLDs Complex Programmable Logic Devices,
- FPGAs Field Programmable Gate Arrays.

SPLDs and CPLDs are based on AND-OR arrays, which are ideally for SOP and POS expressions.

FPGAs are based on LUTs (Look-Up Tables), which are ideally for truth tables.

#### **SPLDs**


#### **Types**

- Programmable Read-Only Memory (PROM) consists of a fixed AND array and a programmable OR array.
- Programmable Logic Array (PLA) consists of a programmable AND array and a programmable OR array.
- Programmable Array Logic (PAL) consists of a one-time programmable AND array and a fixed OR array with output logic.
- Generic Array Logic (GAL) consists of a reprogrammable AND array and a fixed OR array with programmable output logic.

# Field Programmable Gate Arrays (FPGA)

$x_1$	$x_2$	$f_1$
0	0	1
0	1	0
1	0	0
1	1	1

$$f_1 = \bar{x}_1 \bar{x}_2 + x_1 x_2$$



- First decide the truth table.
- An LUT contains storage cells.
   The output values are copied to the storage cells in the same order.
- The outputs of such cells are multiplexed with the input variables as the data select.
   The MSB controls the last MUX. The LSB controls the first MUX.

#### **AHDL Overview**

#### AHDL vs. Programming Languages

- The statements are evaluated constantly and concurrently (at the same time). The order in which they are listed makes no difference.
- In the contrast, a computer programming language follows instructions in sequential order.
   Each instruction is processed once unless a loop is being used.

#### **AHDL Overview**

```
SUBDESIGN fig3_50
   a,b,c
              : INPUT;
               :OUTPUT;
VARIABLE
            :NODE;
   m
BEGIN
   m = a \& b;
   y = m # c;
END;
```

#### Format of AHDL files:

- Start with SUBDESIGN
- 1. I/O definitions
- 2. VARIABLE section used to define intermediate nodes and devices using primitives
- 3. Functional description: state description or behaviour description

# Synchronous Counters

#### Behavioral Description – A Full Feature Counter

```
SUBDESIGN fig7 42
1
 2
        clock, clear, load, cntenabl, down, din[3..0] :INPUT;
 3
        q[3..0], term_ct :OUTPUT; -- declare 4-bit array of output bits
 4
 5
     VARIABLE
 6
7
        count[3..0] :DFF; -- declare a register of D flip flops
8
9
     BEGIN
10
        count[].clk = clock; -- connect all clocks to synch source
        count[].clrn=!clear; -- connect for asynch active HIGH clear
11
12
        IF load THEN count[].d = din[]; -- synchronous load
13
          ELSIF !cntenabl THEN count[].d = count[].q; -- hold count
          ELSIF !down THEN count[].d = count[].g + 1; -- increment
14
15
          16
        END IF;
17
        IF ((count[].q == 0) \& down # (count[].q == 15) \& !down) \& cntenabl
18
        THEN term ct = VCC; -- synchronous cascade output signal
19
        ELSE term_ct = GND;
20
        END IF;
21
        q[] = count[];
                               -- transfer register contents to outputs
22
     END:
```

# Synchronous Counters

- For behaviour description, always use DFFs for sequential circuits.
- ".q" is the present state, while ".d" is the next state.
- The order of the controls in the IF.....ELSEIF structure reflects the priority order of these control signals. The first control to check has the highest priority.
- Don't use non-plain text characters or C programming language.
- For falling-edge triggered FFs, the input is sometimes inverted with !.


# A Revision of Some Terminology

	Boolean Algebra View	Karnaugh Map View
Minterm	a product term with all variables	a 1 cell
Implicant	a product term	a rectangle of 2 <sup>n</sup> 1's
Prime Implicant	a shortest product term	a group of 1's that is not fully contained in another group of 1's
Essential Prime Implicant	product terms that must appear in a minimized SOP	has at least a 1 not shared with others

## Karnaugh Maps

- Boolean functions with five variables can be simplified using two 4-variable maps.
- Squares directly above or below each other are adjacent.

$$F(A,B,C,D,E) = \sum m(1,3,8,9,11,12,14,17,19,20,22,24,25,27)$$




### Karnaugh Maps

#### **Pitfalls**

- Variable values should be sorted in 00, 01, 11, 10.
- Variables are sorted according to alphabetical order or magnitude, e.g. AB/C, WX/YZ, Q2Q1/Q0
- 1's groups are not fully maximized forget warp-around adjacency.
- Don't know how to use don't cares.

## Karnaugh Maps



(b) Without "don't cares"  $Y = A\overline{B}\overline{C} + \overline{A}BCD$ With "don't cares" Y = A + BCD

#### "Don't Care"

- Can be used to simplify Boolean expressions.
- When an X can be grouped with 1s, then it is thought as 1.
- Otherwise, it is thought as
   0.

# Quine-McCluskey Method

#### Step 1: Finding prime implicants


- Sort the product terms into groups according to the number of 1's.
- Terms which have dashes in the same place and differ in only one variable can be combined.

Column I		Colum	n II	Column III	
group 0 0	0000 🗸	0, 1	000- 🗸	0, 1, 8, 9	-00-
( 1	0001 🗸	0, 2	00-0 🗸	0, 2, 8, 10	-0-0
group 1 { 2	0010 🗸	_0,8	<u>-000</u> ✓	<del>0, 8, 1, 9</del>	<del>00-</del>
8_	1000 🗸	1, 5	0-01	0, 8, 2,10	<del>-0-0</del>
5	0101 🗸	1, 9	<b>-</b> 001 ✓	2, 6, 10, 14	10
group 2 6	0110 🗸	2, 6	0-10 🗸	2, 10, 6, 14	<del>10</del>
9 9	1001 🗸	2, 10	<b>-</b> 010 <b>✓</b>	70	
l <u>10</u>	1010 🗸	8, 9	100- 🗸		
group 3 \ 7	0111 🗸	8, 10	10–0 ✓		
group 3 { 14	1110 🗸	5, 7	01–1		
		6, 7	011-		
		6, 14	<b>-110 </b> ✓		
		10, 14	1-10 🗸		

# Quine-McCluskey Method

Step 2: Prime implicant chart.

- The essential prime implicants are chosen first.
- Then additional non-essential prime implicants are selected by trial.
- They should cover as many minterms as possible.




## Quine-McCluskey Method

#### Pitfalls:

- In finding the prime implicants, the don't cares are treated as minterms.
- When forming the prime implicant chart, the don't cares should not be listed at the top.
- All alternative solutions must be provided.
- Frequently miss some combinations or forget column three.

# Design of Synchronous Counters

Step 1: State diagram Step 2: Next-state table




Present State			1	Next State	<b>6</b>
$Q_2$	$Q_1$	$Q_{\theta}$	$Q_2$	$Q_1$	Q <sub>0</sub>
0	0	0	0	0	1
0	0	1	0	1	1
0	1	1	0	1	0
0	1	0	1	1	0
1	1	0	1	1	1
1	1	1	1	0	1
1	0	1	1	. 0	0
1	0	0	0	0	0

# Design of Synchronous Counters


#### Step 3: Flip-flop transition tables and equations

JK flip flop state dlagram.



J-K flip-flop  $Q^+ = JQ' + K'Q$ 

D flip flop state diagram



	L		U
1000	D flip flop	p design :	table,
9	<i>q</i> **	I	<b>)</b>
-	) 0	(	)
(	) 1		L
1	1 0	(	)
1 8			

JK flip flop design table.


X

n

 $q^*$ 


0

## Design of Synchronous Counters



Next-state table


# Moore- and Mealy-Type FSMs




- Sequential circuits are called finite state machines (FSM).
- Moore-type FSMs are those whose outputs depend only on the state of the circuits.
- Mealy-type FSMs are those whose outputs depend on both the state and the inputs.

Representation of FSMs

Present	Next s	Output	
state	w = 0	w = 1	Z
A	A	В	0
В	A	C	0
С	A	C	1



w = 1



Reset

2. State graph


3. ASM chart


A Moore-type FSM

# Representation of FSMs

#### A Mealy-type FSM

Present	Nex	t state	Out	put
state	w = 0	w=1	w = 0	w=1
A B	A A	B B	0	0 1





# Design and Analysis of FSMs

#### **Analysis** of FSMs

Given a sequential circuit, sketch the state graph

- 1. Determine FF input (excitations) and output equations
- 2. Decide the next-state equation
- 3. The state table


# Design and Analysis of FSMs

#### **Design** of FSMs

Given a state graph, design the sequential circuit

- 1. State table
- 2. State assignment
- 3. Use present state, next state and FF design table to deduce FF inputs.
- 4. K-map to find the input (excitation) and output equations

# Design and Analysis of FSMs



- 1. Don't have a clear picture about the deduction process.
- 2. Forget FF next-state equations, e.g. Q+=JQ'+K'Q
- 3. Forget FF design tables
- 4. Careless in the state table
- 5. Have no idea to cope with a Karnaugh map with don't cares.