of EEE201

CMOS Digital Integrated Circuits

Department of Electrical & Electronic Engineering Xi'an Jiaotong-Liverpool University (XJTLU)

Tuesday, 24th October & 7th November 2023

☐ Building Logic Gates from MOSFETs

- > combinational logic circuits
- basic logic gates & their combinations
- MOSFETs in series or parallel to implement logic functions
- > schematic circuit to IC layout



Digital Circuits from Logic Gates


(implementing Boolean functions)

- ☐ In CMOS digital integrated circuits (ICs), MOSFETs are used to build digital logic gates.
- □ Digital **logic gates** implement **Boolean functions** such as **NOT**, AND, OR, XOR, **NAND**, **NOR**, XNOR.
 - ➤ Any logic function/operation can be constructed from three basic logic gates: NOT, AND, and OR.
 - ➤ In CMOS digital ICs, NOT, NAND and NOR are adopted as the basic logic gates for implementing any complex logic function/operation.
 - Duilding complex digital circuits starts from the basic logic gates implemented by MOSFETs. Xi'an Jiaotong-Liverpool University 西交利が消入学
 - focus on NOT, NAND & NOR gates in EEE201

Combinational Logic Circuits

(outputs depends on only current inputs)

□ Such digital circuits of implementing any Boolean function are called combinational logic circuits, of which the outputs depend <u>only</u> on the <u>current</u> inputs.



➤ A combinational logic circuit is a *memoryless* system.

$$F(In_1,In_2,...In_N)$$


- ➤ This is in contrast to **sequential logic circuits**, of which the outputs
 depend on both the current inputs
 and previous inputs
- Sequential logic circuits requires memory to store previous inputs.



Combinational Logic Circuits

(basic logic gates)

The *memoryless* nature of **combinational logic circuits** can be easily understood from the operation of the basic logic gates.



Semester 1, 2024/2025 by S.Lam@XJTLU


Output F is a function of only <u>current</u> inputs A and B.

Xi'an Jiaotong-Liverpool University

Basic Logic Gates

(XOR as combinational logic)

"NAND" $A \longrightarrow F = \overline{A \cdot B}$ $A \xrightarrow{A \cdot B \cdot F}$ $A \cdot B$ $A \cdot B$ A




➤ Note that the XOR logic function is a combination of NOT, AND and OR.



Basic Logic Gates

(OR & AND gates from NOR & NAND gates)






Combination of Logic Gates

(AOI & OAI)


□ AND-OR-Inverter(AOI) such as

$$X = \overline{(AB) + (CD)}$$



□ OR-AND-Inverter(OAI) such as

$$Y = \overline{(A_1 + A_2)(B_1 + B_2)}$$




Combination of Logic Gates


(AOI & OAI)

□ AND-OR-Inverter(AOI) such as

$$F = (AB) + (CD) + E$$

□ OR-AND-Inverter(OAI) such as







CMOS Digital ICs

(start from 3 basic logic gates)


- □ Digital logic circuits can be constructed using combinations of the three basic logic gates.
- ☐ The fundamental start in CMOS digital ICs is to design and construct the three logic gates using MOS transistors.
 - ➤ In using MOS transistors, there are a few different ways in the design and construction of the three logic gates.
 - > The CMOS way (i.e. using both pMOSFETs and nMOSFETs for complementary circuit operation) is the best so far in terms of speed, power consumption, robustness, etc.



The MOSFET as a Switch

(NOT, AND, OR operations from switches)

■ When the MOSFET as a 3-terminal device is used as a switch, the NOT, AND, and OR logic functions are achieved by the <u>series</u> and <u>parallel</u> connections of MOSFETs.




- design & implementation consideration:
 - how close are the MOSFETs' behaviour as that of an (<u>ideal</u>) switch?
 - how can the MOSFETs be modelled as **switches** in digital circuits?

 **Xi'an Jiaotong-Liverpool University

 **D交利的消入學

The MOSFET as a Switch

(NOT, AND, OR operations from switches)



☐ In its off state, the MOSFET behaves as open circuit (as an *ideal* switch).

Note that here logic "0" is represented by 0 V or negative supply voltage; logic "1" by positive supply voltage.

■ When turned on, the MOSFET behaves as short circuit (*ideally* with zero resistance).

logic "0": 0 V


logic "1": +ve voltage




nMOSFETs in Series

(AND logic function)

□ The <u>AND</u> logic function is achieved by two <u>n</u>MOSFETs connected <u>in series</u> (i.e. stacking over another): ...






 $Output = (G_A \bullet G_B)$

nMOSFETs in Parallel

(OR logic function)


☐ The OR logic function is achieved by two nMOSFETs connected in parallel:



pMOSFETs in Series

(NOR logic function)

■ When pMOSFETs are connected in series (i.e. stacking over another), the NOR logic function is




exactly opposite to that nMOSFETs in parallel



pMOSFETs in Parallel

(NAND logic function)


■ When pMOSFETs are connected in parallel, the NAND logic function is achieved:




exactly opposite to that nMOSFETs in series




(two MOSFETs in series)




(three & four MOSFETs in series)




(two MOSFETs in parallel)



(three MOSFETs in parallel)




(four MOSFETs in parallel)




Semester 1, 2024/2025 by **S.Lam@XJTLU**


Logic Gates Made of MOSFETs

(nMOSFETs & pMOSFETs in series & parallel)






(four pMOSFETs in series)




(two MOSFETs in series)




Semester 1, 2024/2025 by S.Lam@XJTLU


(four *n*MOSFETs in parallel)



(final layout optimised in chip area & routing)




(similar methods)



Drawing IC Layout

(precise geometrical shapes & dimensions)

☐ In drawing the actual layout for IC fabrication, the geometrical shapes and dimensions need to be very *precise*, rather than sketches like those shown in



(W/L)_n > An example of

0.54/0.18 drawing precisely

the IC layout of an

nMOSFET in a 0.18
μm CMOS

technology is


shown on the left.


Xi'an Jiaotong-Liverpool University 西交利物浦大学

Precise Drawing of IC Layout

(pMOSFET)

An example of the <u>precise</u> drawing the IC layout of a pMOSFET in a 0.18-μm CMOS technology is shown below:





There is the additional *n*-well layer (assuming a *p*-type wafer).

➤ The *n*-well needs certain separation distance from the *n*-type diffusion regions (source/drain) of *n*MOSFETs.

From: S.-M. Kang & Y. Leblebici, CMOS

Digital Integrated Circuits:

Analysis & Design, 3rd edition, ©
2003 McGraw-Hill, USA.



Rules in Drawing IC Layout

(on different active regions)

