Lecture 9b
of
EEE201

# CMOS Digital Integrated Circuits

Department of Electrical & Electronic Engineering Xi'an Jiaotong-Liverpool University (XJTLU)

Monday, 04th November 2024

#### □ CMOS IC Layout Design continued


- > extend from CMOS inverter foundation
- NAND & NOR logic gates
- complicated logic gates



### **CMOS** Inverter as Foundation

(principles extending to NAND, NOR & other logic gates)


- With the foundation of CMOS inverter's operation and design, the principles can be extended to the NAND gate, the NOR gate and complicated logic gates.
  - ➤ logic "0" represented by a <u>low</u> voltage, typically <u>0 V</u>
  - $\triangleright$  logic "1" represented by a <u>high</u> voltage, typically  $\underline{V}_{DD}$
  - nMOSFETs & pMOSFETs in complementary circuit operation
  - > assumed proper connection of the body terminals of the MOSFETs if not shown in the circuit symbols:







### NAND Logic - CMOS implementation

(2 nMOSFETs in series & 2 pMOSFETs in parallel)




(switch model of the MOSFETs – both logic "0" at inputs)





**EEE201 CMOS Digital Integrated Circuits** 


Semester 1, 2024/2025 by S.Lam@XJTLU



 $V_{OIIT} = V_{DD}$ 


4/L9b

(different inputs)




Semester 1, 2024/2025 by S.Lam@XJTLU

(rough design with stick layout)



(proper IC layout improved from stick layout)



(MOSFETs' geometry in layout design)

- ☐ In drawing the layout of the CMOS NAND gate, there are design considerations in the MOSFETs' geometry:
  - > typically  $L_n = L_p$  (do you know why?)
  - $\succ$  usually  $V_{TOn} = |V_{TOp}|$  in CMOS logic technology
  - $ightharpoonup I_{Dn} = |I_{Dp}|$  (or equivalently  $R_{neq} = R_{peq}$ ) for the same fall time and rise time at the output
  - ightharpoonup if inputs are different (i.e.  $V_A \neq V_B$ ), then  $\mu_n \left( \frac{W_n}{2L} \right) = \mu_p \left( \frac{W_p}{L} \right)$
  - $\triangleright$  if inputs are the same (i.e.  $V_A = V_B$ ), then  $\mu_n \left( \frac{W_n}{2L} \right) = \mu_p \left( \frac{2W_p}{L} \right)$
  - $\triangleright$  What  $W_n$  (then  $W_p$ ) to choose?  $\Rightarrow$  designer's decision
  - > Consider minimum  $W_p$  (= 4 $\lambda$ ?), chip area, speed, power, etc.

# VDD CMOS NAND2


cross-sectional structure)

- The IC layout determines what device structure will be resulted from the IC fabrication:
  - > Can you *visualise* (and sketch) the cross-sectional structure along the line segment AA' in the layout?




### **NOR Logic - CMOS implementation**

(2 nMOSFETs in parallel & 2 pMOSFETs in series)




### **CMOS NOR Logic Gate**

(rough design with stick layout)



### **CMOS NOR Logic Gate**




## CMOS NOR2 – design considerations

(what  $W_p$  to choose in the layout)

- ☐ In drawing the CMOS NOR gate layout, there are similar design considerations like those in the NAND2:
  - $\triangleright$  normally  $L_n = L_p$  (=  $2\lambda$  as the minimum feature size)
  - $\succ$  usually  $V_{TOn} = |V_{TOp}|$  in CMOS logic technology
  - >  $I_{Dn} = |I_{Dp}|$  (or equivalently  $R_{neq} = R_{peq}$ ) for the same fall time and rise time at the output
  - > if inputs are the same (i.e.  $V_A = V_B$ ), then  $\mu_n \left(\frac{2W_n}{L}\right) = \mu_p \left(\frac{W_p}{2L}\right)$
  - ightharpoonup if inputs are different (i.e.  $V_A \neq V_B$  ), then  $\mu_n \left( \frac{W_n}{L} \right) = \mu_p \left( \frac{W_p}{2L} \right)$
  - $\triangleright$  Choose  $W_p = 8W_n$  or  $W_p = 4W_n$  (when  $\mu_n = 2\mu_p$ )?
  - > Consider minimum  $W_n$  (=  $4\lambda$ ?), chip area, speed, power, etc.

Xi'an Jiaotong-Liverpool University

西交利物浦大学



### **CMOS NOR2**

cross-sectional structure)

- □ The CMOS NOR gate layout looks similar to that of the NAND counterpart:
  - Can you visualise (and sketch) the slightly different cross-sectional structure along the line segment AA' in the layout?



### More Rule

(n-well & n-select

In a CMOS process, the **n**-well usually has a much lower doping concentration compared with the source/drain regions of the **nMOSFETs** defined by the *n*-select.


		1.1	Min. width	10 /
χ̈́	‡λ	1.2	Min. spacing (diff. potential)	9 1
A	1/4	1.3	Min. spacing (same potential)	6.4







(\*) Not Drawn
EEE201 CMOS Digital Integrated Circuits
Semester 1, 2024/2025 by S.Lam@XJTLU



### More Ru

(via1 & metal2)

The via1 mask layer is similar to (with real difference from) the contact mask layer. It is the vertical electrical connection between metal1 &

metal2.

#### Contact

5.1	Exact contact size	2 λ
5.2	Min. poly overlap	1.5 λ
5.3	Min. spacing	2 λ
5.4	Min. spacing to gate	2 λ
6.1	Exact contact size	2 λ
6.2	Min. active overlap	1.5 λ
6.3	Min. spacing	2 λ
6.4	Min. spacing to gate	2 λ

#### Metal 1

7.1	Min. width	3 λ
7.2.a	Min. spacing	3 λ
7.3	Min. overlap of any contact	1 λ


#### Via1

8.1	Exact size	2 A
8.2	Min. spacing	3 λ
8.3	Min. overlap by metal I	$1\lambda$
8.4	Min. spacing to contact	$2\lambda$
8.5	Min. spac. to poly or act. edge	$2\lambda$

#### Metal2


9.1	Min. width	3 λ
9.2.a	Min. spacing	4 λ
9.3	Min. overlap to via1	1 λ

\*) Not Drawn
EEE201 CMOS Digital Integrated Circuits
Semester 1, 2024/2025 by S.Lam@XJTLU



## CMOS IC Layout - practical tips

(minimum channel width & other sizes in the  $\lambda$ -rule)






• Use minimum gate length L (2 $\lambda$ )

西交利物浦大学

# CMOS IC Layout - practical tips

(MOSFET geometrical sizes)



- <u>L = minimum feature size</u>
- $W_p = ?W_n \Rightarrow$  decision based on design consideration EEE201 CMOS I




Xi'an Jiaotong-Liverpool University

### From Inverter, NAND & NOR

(generalisation to CMOS logic circuits)

■ Based on the CMOS logic inverter, NAND and NOR gates, the operation and design principles can be generalised to CMOS combinational logic circuits with N inputs.




- ▶ for any combinations of inputs to produce a <u>logic "1"</u> at the output, the upper network of pMOSFETs should provide a low resistance path from the <u>output to V<sub>DD</sub></u>;
- > otherwise, the PMOS network should be of a high resistance.



### **CMOS Logic Circuits**

(low DC power consumption)

➢ for any combinations of inputs to produce a <u>logic "0"</u> at the output, the bottom network of nMOSFETs should provide a low resistance path from the <u>output to ground</u>;



> otherwise, the NMOS network should be of a high resistance.

■ When the output is constant, either logic "0" or "1", the CMOS logic circuits <u>ideally</u> draws no current; (it does draw currents when the output <u>switches</u> from logic "0" to "1" or "1" to "0").


⇒ low DC power consumption in CMOS logic



# Logic Circuits with NMOS only


(generalisation to CMOS logic circuits)

- Even without using the PMOS network but a resistive load, the circuits still work (i.e. performing the Boolean logic function).
  - ➤ However, DC power consumption is high even in the steady state (i.e. the output is constant).




- Do you know what output logic state here will draw currents steadily?
- Can we replace the NMOS
  network instead with a
  resistive load? Why or why
  xi'an Jiaotong-Liverpool University
  not?

(AND-OR-Inverter)







(OR-AND-Inverter)



(AND-OR-Inverter)




(OR-AND-Inverter)




Semester 1, 2024/2025 by S.Lam@XJTLU

(PMOS network)




(built from NAND & NOR circuits)



□ It can be seen that complicated CMOS logic gates can be built from the NAND and NOR circuits (with either OAI or AOI combinations).

(OAI vs. AOI combinations)





(apply same layout design principles)


□ schematic circuit ⇒ physical layout

> 3-input NAND gate in CMOS

design considerations in  $W_p$  &  $W_n$ , chip area, etc.







**40** λ

Xi'an Jiaotong-Liverpool University

西交利物浦大学

EEE201 CMOS Digital Integrated Circuits Semester 1, 2024/2025 by S.Lam@XJTLU