


MOS Capacitance

- **MOS structure**
- MOS energy band diagram
- Effects of applied biases
- *Voltage drops




Gary Chun Zhao, PhD

Chun.Zhao@xjtlu.edu.cn


April 2024

MOS Capacitors

MOS: Metal-Oxide-Semiconductor




MOS capacitor



MOS transistor


MOS Capacitors

- **Why** capacitors
 - Foundation for **understanding MOS transistors**
- **Applications**
 - CCD camera
 - Non-volatile memory
 - Test structure during fabrication
 - As a component





MOS Capacitor Structure

MOS capacitor (cross-sectional view)




- **Typical MOS capacitors** and transistors in ICs today employ
 - **heavily doped polycrystalline Si** (“poly-Si”) film as the gate-electrode material ★
 - **n⁺-type**, for “n-channel” transistors (NMOS)
 - **p⁺-type**, for “p-channel” transistors (PMOS)
 - **SiO₂** as the **gate dielectric**
 - band gap = 9 eV
 - $\epsilon_{r,\text{SiO}_2} = 3.9 \sim \frac{1}{3} \epsilon_{r,\text{Si}}$
 - **Si** as the **semiconductor** material ★
 - **p-type**, for “n-channel” transistors (**NMOS**)
 - **n-type**, for “p-channel” transistors (**PMOS**)

MOS Capacitor



- Definition: $C = \epsilon A/t = \epsilon_r \epsilon_0 A/t$
where $\epsilon_r (\text{SiO}_2) = 3.9$, $\epsilon_0 = 8.85 \times 10^{-14} \text{ F/cm}$

MOS Capacitance Measurement



C-V Meter

MOS Capacitor

$$|V_b| \gg |V_{ac}|$$

- V_b : **dc** biasing voltage and scanned slowly
- V_{ac} : small **ac** signal
- $V_g = V_b + V_{ac}$

$$C = \left| \frac{dQ_{GATE}}{dV_g} \right| = \left| \frac{dQ_s}{dV_g} \right| = \left| \frac{dQ_s}{dV_{ac}} \right|$$


- Capacitive current due to V_{ac} is measured

$$i_{ac} = C \frac{dV_{ac}}{dt}$$

MOS Capacitance



OUTLINE

- MOS structure
- **MOS energy band diagram**
- Effects of applied biases
- *Voltage drops




Reference reading: Chapter 6.0-6.4

Which one is the **p-type Si**?




Which one is the **heavily doped Si**?




$$N_{D1} < N_{D2}$$


Poly-Si gate



Coordinate system



Guidelines for Drawing MOS Band Diagrams



Guidelines for Drawing MOS Band Diagrams

1) **Fermi level E_F is flat** (constant with distance x) in the **Si**

- Since no current flows in the x direction, we can assume that equilibrium conditions prevail

2) **Band bending is linear in the oxide**

- No charge in the oxide $\Rightarrow d\mathcal{E}/dx = \rho/\epsilon_{ox} = 0$, so **\mathcal{E} is constant**
 $\Rightarrow dE_C/dx$ is **constant**


$$\begin{aligned}\mathcal{E} &= -dV/dx \\ E_C &= -qV\end{aligned}$$

$$\mathcal{E} = \frac{1}{q} \frac{dE_C}{dx}$$


Guidelines for Drawing MOS Band Diagrams

- 3) The **barrier height** for **conduction-band** electron flow from the Si into SiO₂ is **3.1 eV**
 - This is equal to the electron-affinity difference (χ_{Si} and χ_{SiO_2})
- 4) The **barrier height** for **valence-band** hole flow from the Si into SiO₂ is **4.8 eV**
- 5) The **vertical distance** between the **Fermi level** in the metal, E_{FM} , and the **Fermi level** in the Si, E_{FS} , is equal to the **applied gate voltage**:


$$qV_G = E_{\text{FS}} - E_{\text{FM}}$$



MOS Equilibrium Energy-Band Diagram



MOS Equilibrium Energy-Band Diagram





Q1: Carrier and ion in silicon


Guideline 2:

$$\mathcal{E} = -dV/dx$$


$$E_C = -qV$$



Q2: Carrier and ion in silicon




metal oxide semiconductor





Q2: Carrier and ion in silicon


metal oxide semiconductor



Flat-Band Voltage




Flat-Band Voltage



- The **built-in potential** can be “**cancelled out**” by applying a **gate voltage** that is **equal in magnitude** (but of the **opposite polarity**) as the built-in potential. This **gate voltage** is called the **flatband voltage** because the resulting potential profile is flat.


Flat-Band Condition



MOS Capacitance









OUTLINE

- MOS structure
- MOS energy band diagram
- **Effects of applied biases**
- *Voltage drops




Reference reading: Chapter 6.0-6.4

$E_c(0)$ and electric field direction



Effects of applied biases




V_g increase from “-” to “+” :

1. $V_g < V_{FB} < 0$	Accumulation: Majority carriers
2. $V_g = V_{FB}$	Flatband
3. $V_m \geq V_g > V_{FB}$ including $V_g = 0$	Depletion: Majority carriers
	??
4.1 $V_T > V_g > V_m$	Weak Inversion: Minority carriers
4.2 $V_g \geq V_T$	Strong Inversion: Minority carriers

What is V_{FB} , V_m and V_T ?

1. Accumulation (p-type Si) : $V_g < V_{FB} < 0$


Accumulation:
Majority carriers



- Physical process: $V_g < 0$: **holes** attracted to the **oxide/Si interface** and **accumulate** there.
- Oxide: **separation** between “-” and “+” charges


1. Accumulation:

Energy band & block charge density



1. Capacitance in Accumulation

- As the **gate voltage** is varied, **incremental charge** is added/subtracted to/from the gate and substrate.
- The **incremental charges** are separated by the **gate oxide**.



$$C = \left| \frac{dQ_{acc}}{dV_g} \right| = C_{ox}$$



$$C = C_{ox} = \frac{\epsilon_{ox} A}{t_{ox}} = \text{constant}$$


$\epsilon_{ox} = \epsilon_{r'ox} \epsilon_0$, $\epsilon_{r'ox} = 3.9$ is the relative dielectric constant of the oxide
 $\epsilon_0 = 8.85 \times 10^{-12} \text{ F/m}$ is the permittivity of free space, t_{ox} is the oxide thickness.
 Normally, we consider the capacitance per unit area, so **$A=1$** .

1. Accumulation:

Capacitance-voltage (C-V) characteristics


- Example: **p-Si**

$$C = C_{ox} = \frac{\epsilon_{ox} A}{t_{ox}}$$




2. Flatband Voltage, V_{FB}

- The **built-in potential** can be “**cancelled out**” by applying a **gate voltage** that is **equal in magnitude** (but of the **opposite polarity**) as the built-in potential. This **gate voltage** is called the **flatband voltage** because the resulting potential profile is flat.



$$V_g = V_{FB}$$




There is no **net charge** (i.e. $\rho(x)=0$) in the semiconductor under $V_{GB} = V_{FB}$.

3. Depletion: $V_g > V_{FB}$ Depletion: Majority carriers

- Physical process:
 - **holes** repelled from the **interface**
 - **fixed negative charge** left behind
 - More “+” charges on the gate, **holes** are pushed further from the **interface**, to expose more “-” space charges.

○: Hole

⊖ : B⁻




3. Depletion:

Energy band diagram: $V_g > V_{FB}$



$$qV_g = E_{FS} - E_{FM}$$

- The **band is bent downward** now.
- No mobile charges** at the interface.



3. Depletion Capacitor

- Capacitance




- When V_g increases, X_d increases and C_{dep} reduces. This in turn reduces C .
- Solving Poisson's equation, we have

$$x_d = \left(\frac{2\epsilon_{Si} V_s}{qN_a} \right)^{1/2}$$

$$C_{dep} = \frac{\epsilon_{Si}}{x_d}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$


C ??



3. Capacitance in Depletion

- As the **gate voltage** is varied, the **width of the depletion** region varies.

Incremental charge is effectively added/subtracted at a **depth x_d** in the substrate.



$$C = \left| \frac{dQ}{dV_G} \right|$$


$$\frac{1}{C} = \frac{1}{C_{ox}} + \frac{1}{C_{dep}} = \frac{1}{C_{ox}} + \frac{x_d}{\epsilon_{Si}}$$

$\epsilon_{Si} = \epsilon_{r'Si} \epsilon_0$, $\epsilon_{r'Si} = \mathbf{11.9}$ is the **relative dielectric constant** of silicon,

3. Depletion:


Capacitance-voltage (C-V) characteristics

- Example: **p-Si**



Midband: further increase V_g

- $E_{FS} = E_i = (E_c + E_v)/2$ at **interface**
- **Silicon** becomes “**intrinsic**” at **surface**
- This is ‘**Midband**’: $V_g = V_m$





$$qV_g = E_{FS} - E_{FM}$$

4. Energy band diagram: $V_g > V_m$



$V_g \uparrow$

As $V_g > V_m$, E_{FS} is at the **up-half** of the bandgap

Inversion:
Minority carriers



At the interface




Bulk Semiconductor Potential, ϕ_F

$$q\phi_F \equiv E_i - E_F$$


- **p-type Si:**

$$\phi_F = \frac{kT}{q} \ln(N_A / n_i) > 0$$




- **n-type Si:**

$$\phi_F = -\frac{kT}{q} \ln(N_D / n_i) < 0$$



4. **Inversion**: large positive ($V_g - V_{FB}$)

- **Weak Inversion**: $0 < \phi_n < \phi_F$ ($\phi_F < \phi_s < 2\phi_F$) $\phi_s = \phi_F + \phi_n$
- **Strong Inversion**: $\phi_n \geq \phi_F$ ($\phi_s \geq 2\phi_F$), **electron density** at the interface \geq **hole density** in Si bulk.
- V_g for **strong inversion**: V_T 'threshold voltage'.



Maximum Depletion Depth, $x_{d,\max}$

- As V_G is increased above V_T , ϕ_s and hence the **depth of the depletion region** (x_d) increases very slowly.

$$\phi_s \approx 2\phi_F$$

- *This is because n increases exponentially with ϕ_s , whereas x_d increases with the square root of ϕ_s . Thus, most of the incremental negative charge in the semiconductor comes from additional conduction electrons rather than additional ionized acceptor atoms, when n exceeds N_A .*


- x_d can be reasonably approximated to reach a **maximum value** ($x_{d,\max}$) for $V_G \geq V_T$.

★
$$x_{d,\max} = \sqrt{\frac{2\epsilon_{Si}(2\phi_F)}{qN_A}}$$

4. Capacitance in Inversion: Low Frequency

CASE 1: Inversion-layer **charge** can be supplied/removed quickly enough to respond to **changes** in the **gate voltage**.

→ **Incremental charge** is effectively added/subtracted at the **surface of the substrate**.



Time required to **build inversion-layer charge** = $2N_A\tau_o/n_i$, where
 τ_o = **minority-carrier lifetime at surface**


$$C = \left| \frac{dQ_{inv}}{dV_G} \right| = C_{ox}$$

Electrons can respond to the change in Vac

4. Inversion:

CASE 1: Capacitance-voltage (C-V) characteristics

- Example: p-Si




4. Capacitance in Inversion: High Frequency

CASE 2: Inversion-layer **charge cannot** be supplied/removed quickly enough to respond to **changes** in the **gate voltage**.

→ **Incremental charge** is effectively added/subtracted at a **depth x_{dmax} in the substrate**.

$$\begin{aligned}\frac{1}{C} &= \frac{1}{C_{ox}} + \frac{1}{C_{dep}} \\ &= \frac{1}{C_{ox}} + \frac{x_{dmax}}{\epsilon_{Si}} \equiv \frac{1}{C_{min}}\end{aligned}$$




Time required to **build inversion-layer charge** = $2N_A\tau_o/n_i$, where τ_o = **minority-carrier lifetime at surface**

1. When **Vac** changes rapidly (e.g., **1MHz**), **electron** creation **cannot** keep up.
2. **Negative charges** supplied by **pushing holes away**.

4. Inversion

CASE 2: Capacitance-voltage (C-V) characteristics

- Example: p-Si



HW8

- A MOS capacitor has:
 $X_{ox}=40\text{nm}$, $N_d=10^{21}\text{m}^{-3}$, $\phi_F=0.3\text{V}$, $\epsilon_{ox}=3.9$, $\epsilon_s=11.8$
- Determine:
 - (i) **C(HF)** in **accumulation**; (ii) **C(HF)** in **strong inversion**
 - (iii) **C(LF)** in **strong inversion**
- Solution:

HW9

- An **MOS capacitor** is made on uniformly doped **p type material**. With **-20V** on the gate with respect to the substrate it has a capacitance of **20pF**. With **+20V** on the gate it has a capacitance of **10pF**. What is the **thickness** of the **depletion layer** if the **capacitor** has an area of **10^{-6}m^2** .
- **Solution**

HW10

- A MOS capacitor has:
 $X_{ox}=10\text{nm}$, $N_a=10^{17}\text{m}^{-3}$, $\epsilon_{ox}=3.9$, $\epsilon_s=11.8$
- Determine:
 - (i) $C(HF)$ in accumulation;
 - (ii) $C(HF)$ in strong inversion;
 - (iii) $C(LF)$ in strong inversion


Summary: **Three diagrams**

1. **Block charge density diagram**
2. **Energy band diagram**
3. **CV diagram**


V_g change from **–** to **+**: from **accumulation** to **inversion** (**p-type** sub.)

Summary

Biasing Conditions for p-type Si




Summary






$$\frac{1}{C} = \frac{1}{C_{ox}} + \frac{1}{C_{dep}}$$

$$\frac{1}{C} = \sqrt{\frac{1}{C_{ox}^2} + \frac{2(V_g - V_{fb})}{qN_a\epsilon_s}}$$




n-type Si



MOS Capacitance

OUTLINE

- MOS structure
- MOS energy band diagram
- Effects of applied biases
- ***Voltage drops**



Voltage dropped in the silicon

Surface Potential


$$q\phi_s = qV_s$$

$$q\phi_s = E_i(\text{bulk}) - E_i(\text{surface})$$


$$q\phi_s = E_c(\text{bulk}) - E_c(\text{surface})$$

$$q\phi_s = E_v(\text{bulk}) - E_v(\text{surface})$$

V_{ox} is the voltage dropped across the oxide



Voltage Drops in the MOS System



Voltage Drops in the MOS System

- In general,

$$V_G = V_{FB} + V_{ox} + \phi_s$$

where

$$qV_{FB} = \Phi_{MS} = \Phi_M - \Phi_S$$

V_{ox} is the voltage dropped across the oxide
(V_{ox} = total amount of band bending in the oxide)

ϕ_s is the voltage dropped in the silicon
(total amount of band bending in the silicon)

$$q\phi_s = E_i(bulk) - E_i(surface)$$

For example: When $V_G = V_{FB}$, $V_{ox} = \phi_s = 0$
i.e. there is no band bending

Voltage Drops in the MOS System

$$V_G = V_{FB} + V_{ox} + \phi_s$$

$$\begin{aligned} V_g &= V_T \rightarrow \\ \phi_s &= 2\phi_F \end{aligned}$$

$$V_T = V_{FB} + V_{ox} + 2\phi_F$$

$$V_{ox} = -\frac{\sqrt{2qN_D\epsilon_{Si}|2\phi_F|}}{C_{ox}}$$

$$V_T = V_{FB} + 2\phi_F - \frac{\sqrt{2qN_D\epsilon_{Si}|2\phi_F|}}{C_{ox}}$$

HW8

- A MOS capacitor has:
 $X_{ox}=40\text{nm}$, $N_d=10^{21}\text{m}^{-3}$, $\phi_F=0.3\text{V}$, $\epsilon_{ox}=3.9$, $\epsilon_s=11.8$
- Determine:
 - (i) C(HF) in accumulation; (ii) C(HF) in strong inversion
 - (iii) C(LF) in strong inversion
- Solution:
 - (i) $C(\text{HF}) = C_{ox} = \epsilon_o \epsilon_{ox} / X_{ox}$
 $= 8.85\text{E-}12 \times 3.9 / 4.0\text{E-}8$
 $= 8.63\text{E-}4 \text{ F/m}^2$
 - (ii) In inversion
 $V_S = 2\phi_F = 0.6\text{V}$
 $x_d = 8.85\text{E-}7 \text{ m}$
 $C_s = \epsilon_o \epsilon_s / x_d = 1.18\text{E-}4 \text{ F/m}^2$
 $C(\text{HF}) = C_{ox} C_s / (C_{ox} + C_s) = 1.04\text{E-}4 \text{ F/m}^2$
 - (iii) $C(\text{LF}) = C_{ox} = 8.63\text{E-}4 \text{ F/m}^2$

HW9

- **Problem**

- An MOS capacitor is made on uniformly doped p type material. With -20V on the gate with respect to the substrate it has a capacitance of 20pF. With +20V on the gate it has a capacitance of 10pF. What is the thickness of the depletion layer if the capacitor has an area of 10^{-6}m^2 .

- **Solution**

- With negative bias on the top electrode: $C = C_{ox}$. (20pF)
- With positive bias: $1/C = 1/C_{ox} + 1/C_s$
- since $C_s = (1/C - 1/C_{ox})^{-1} = (1/10 - 1/20)^{-1} = 20 \text{ pF}$. The thickness of the depletion layer x_d is obtained from $C_s = A\epsilon_s\epsilon_0 / x_d$,
- $x_d = 10^{-6} \times 12 \times 8.8 \times 10^{-12} / 20 \times 10^{-12} = 5 \times 10^{-6} \text{m}$