Subscribe to DeepL Pro to translate larger documents. Visit www.DeepL.com/pro for more information.

Introduction to Parallel and High Performance Computing

Oguz Kaya

Maître de Conferences Universit'e Paris-Saclay and the LRI ParSys team, Orsay, France







Outline

- Introduction
- Parallel computing, why?
- Concepts of Parallel
- Computing Types of
- Parallelism Parallel
- 6 Architecture Parallel
 - **Programming**





Outline

- Introduction
- Parallel computing, why
- Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel
- 7 Programming

Introduction Parallel computing, why? Concepts of Parallel Computing Types of Parallelism Parallel Architecture Parallel Programming Parallel Program

Getting to know parallel computing



- Getting to know parallel computing
- Discover the applications that need computing power

- Getting to know parallel computing
- Discover the applications that need computing power Explore the
- modern architecture of a parallel computer




- Getting to know parallel computing
- Discover the applications that need computing power Explore the
- modern architecture of a parallel computer Introduce the main
- models of parallel programming

- Getting to know parallel computing
- Discover the applications that need computing power Explore the
- modern architecture of a parallel computer Introduce the main
- parallel programming models Introduce the basic concepts and
- examples




- Getting to know parallel computing
- Discover the applications that need computing power Explore the
- modern architecture of a parallel computer Introduce the main
- parallel programming models Introduce the basic concepts and
- examples
- Provide some tips for developing effective parallel programs






Traditionallysoftware is based on **sequential** calculation:


A problem is often encountered in instructions.






- A problem is often encountered in instructions.
- These instructions are executed sequentially one after the other.






- A problem is often encountered in instructions.
- These instructions are executed sequentially one after the other.
- They are executed by a single processor.






- A problem is often encountered in instructions.
- These instructions are executed sequentially one after the other.
- They are executed by a single processor. A in
- moment, only one instruction is del





- A problem is often encountered in instructions.
- These instructions are executed sequentially one after the other.
- They are executed by a single processor. A in
- moment, only one instruction is
- The performance is mainly determined by the frequency (Hz) of the processor.









Parallel programming allows the use of several computing resources to solve a problem:

 A problem is divided into parts that can ^etre launched is






- A problem is divided into parts that can ^etre launched is
- Each part is still under instruction.









- A problem is divided into parts that can ^etre launched is
- Each part is still under instruction.
- The instructions of each part are executed in parallel using several processors.






- A problem is divided into parts that can ^etre launched is
- Each part is still under instruction.
- The instructions of each part are executed in parallel using several processors.
- The performance is determined by:





- A problem is divided into parts that can ^etre launched is
- Each part is still under instruction.
- The instructions of each part are executed in parallel using several processors.
- The performance is determined by:
 - The frequency of the processor






- A problem is divided into parts that can ^etre launched is
- Each part is still under instruction.
- The instructions of each part are executed in parallel using several processors.
- The performance is determined by:
 - The frequency of the
 - processor The number of processors







- A problem is divided into parts that can ^etre launched is
- Each part is still under instruction.
- The instructions of each part are executed in parallel using several processors.
- The performance is determined by:
 - The frequency of the
 - processor The number of processors
 - The degree of parallelism of the problem






Outline

Parallel programming


- Introduction
- Parallel computing, why?
- Concepts of Paralle
- 4 Computing Types of
- 5 Parallelism Paralle
- 6 Architecture Paralle
- Programmin

Many time-consuming applications in various fields:






Many time-consuming applications in various fields:



 Scientific computing: Simulations in physics, chemistry, biology, ...




Many time-consuming applications in various fields:



- Scientific computing: Simulations in physics, chemistry, biology, ...
- Neural network processing




Many time-consuming applications in various fields:



- Scientific computing: Simulations in physics, chemistry, biology, ...
- Neural network processing Graphics
- (rendering, video games, etc.)




Numerous time-consuming applications in various fields:



- Scientific computing: Simulations in physics, chemistry, biology, ...
- Neural network processing Graphics
- (rendering, video games, etc.)
- Operating systems (Linux, Android, etc.)



Many time-consuming applications in various fields:



- Scientific computing: Simulations in physics, chemistry, biology, ...
- Neural network processing Graphics
- (rendering, video games, etc.)
- Operating systems (Linux, Android, etc.) and
- many others...



Maximum frequency of a CPU in 2002

What is the maximum frequency of this CPU in 2002?



Intel Pentium 4, Northwood



Maximum frequency of a CPU in 2002

What is the maximum frequency of this CPU in 2002?



3.06 GHz

Intel Pentium 4, Northwood





Intel Core i9-10900K, Comet Lake



What is the maximum frequency of a CPU in 2020?



5.3 GHz

Intel Core i9-10900K, Comet Lake





Intel Core i9-10900K, Comet Lake

- 5.3 GHz
- The performance cr^ete? 5.3 Gflops/s?





Intel Core i9-10900K, Comet Lake

- 5.3 GHz
- The performance cr^ete? 5.3 Gflops/s?
- No! ≈ 1.7 Tflops/s (1700Gflops/s) How?





Intel Core i9-10900K, Comet Lake

- 5.3 GHz
- The performance cr^ete? 5.3 Gflops/s?
- No! ≈ 1.7 Tflops/s (1700Gflops/s) How?
- Thanks to deadans parallelism (10 cores, each with 2 AVX256 virtual units)



Outline


- Introduction
- Parallel computing, why?
- Concepts of Parallel
- Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Paralle
- Programming

Around the development of parallel programs

◀□▶ ◀圖▶ ◀불▶ ◀불▶

Maximum frequency of a CPU





Moore's Law





What is it **b**

Moore's Law






Moore's Law

- What is it 8
- More transistors \rightarrow more performance potential



8/51




Moore's Law

- What is it 8
- More transistors → more performance potential
- Moore's law is still valid today (although a bit slowed down).




If the engraving size is reduced by -30% (0.7x) in each generation, this gives



Dennard Scaling



If the engraving size is reduced by -30% (0.7x) in each generation, this gives



A decrease in the circuit area of 50%.

Dennard Scaling



If the engraving size is reduced by -30% (0.7x) in each generation, this gives




50% decrease in circuit area 30%

- decrease in latency

Dennard Scaling



If the engraving size is reduced by -30% (0.7x) in each generation, this gives




Dennard Scaling

- 50% decrease in circuit area 30%
- decrease in latency
- Consequently, a 40% increase in frequence $(10/7 \approx 1.4)$.




If the engraving size is reduced by -30% (0.7x) in each generation, this gives



- 50% decrease in circuit area 30%
- decrease in latency
- Consequently, a 40% increase in frequence $(10/7 \approx 1.4)$.
 - Not possible anymore because of quantum effects!



If the engraving size is reduced by -30% (0.7x) in each generation, this gives




Dennard Scaling Dennard Scaling

- 50% decrease in circuit area 30%
- decrease in latency
- Consequently, a 40% increase in frequence $(10/7 \approx 1.4)$.
 - Not possible anymore because of quantum effects!
 - Use either multi-core or large-core.




If the engraving size is reduced by -30% (0.7x) in each generation, this gives



- 50% decrease in circuit area 30%
- decrease in latency
- Consequently, a 40% increase in frequence $(10/7 \approx 1.4)$.
 - Not possible anymore because of quantum effects!
 - Use either multi-core or large-core.
- energy ~ frequency2



If the engraving size is reduced by -30% (0.7x) in each generation, this gives



Dennard Scaling

Cray-1 Supercomputer (1975) with peak performance of \approx 160Mflops/s

- 50% decrease in circuit area 30%
- decrease in latency
- Consequently, a 40% increase in frequence $(10/7 \approx 1.4)$.
 - Not possible anymore because of quantum effects!
 - Use either multi-core or large-core.
- energy ~ frequency2
 - Use more cores at a lower frequency
 - → more performance in the m^eme fen^etre energetics



How much faster does a parallel program run? How well are computing resources



Cray-1 Supercomputer (1975) with peak performance of \approx 160Mflops/s

• Sequential execution time: T(1)





Cray-1 Supercomputer (1975) with peak performance of \approx 160Mflops/s

- Sequential execution time: T(1)
- The execution time on N processors: T(N)





Cray-1 Supercomputer (1975) with peak performance of \approx 160Mflops/s

- Sequential execution time: T(1)
- The execution time on N processors: T(N)
- Acceleration: S(N) = T(1)/T(N)






Cray-1 Supercomputer (1975) with peak performance of \approx 160Mflops/s

- Sequential execution time: T(1)
- The execution time on N processors: T(N)
- **Acceleration**: S(N) = T(1)/T(N)
- Efficiency: E(N) = S(N)/N






Amdahl's Law



How much faster could a program run? What is the limit?




Introduced in 1967 by Gene Amdahl

Amdahl's Law








Introduced in 1967 by Gene Amdahl

- Let s and p be the equential fraction s
- and **parallelizable** of a program (s + p = 1.0).

How much faster could a program run? What is the limit?




- Introduced in 1967 by Gene Amdahl
- Let s and p be the equential fraction s
 and
 parallelizable of a program (s + p = 1.0).
- The achievable acceleration is defined by

$$A(N) = \frac{T(1)}{T(N)} \le \frac{T(1)}{pT(1)/N+sT(1)} = \frac{1}{p/N+s}$$



How much faster could a program run? What is the limit?



- Introduced in 1967 by Gene Amdahl
- Let s and p be the equential fraction s
 and
 parallelizable of a program (s + p = 1.0).
- The achievable acceleration is defined by

$$A(N) = \frac{T(1)}{T(N)} \le \frac{T(1)}{\rho T(1)/N + sT(1)} = \frac{1}{\rho/N + s}$$

Amdahl's Law

Amdahl's Law




Amdahl's Law

Parallel scalability for a fixed size problem



How much faster could a program run? What is the limit?



Amdahl's Law

- Introduced in 1967 by Gene Amdahl
- Let s and p be the equential fraction s
 and
 parallelizable of a program (s + p = 1.0).
- The achievable acceleration is defined by


$$A(N) = \frac{T(1)}{T(N)} \le \frac{T(1)}{pT(1)/N+sT(1)} = \frac{1}{p/N+s}$$

 Strong scaling: Parallel scalability for a fixed size problem



Hope for parallel computing?

How much faster could a program run? What is the limit?



- Introduced in 1967 by Gene Amdahl
- Let s and p be the equential fraction s
 and
 parallelizable of a program (s + p = 1.0).
- The achievable acceleration is defined by

$$A(N) = \frac{T(1)}{T(N)} \le \frac{T(1)}{pT(1)/N+sT(1)} = \frac{1}{p/N+s}$$

Amdahl's Law

Amdahl's Law




Parallel scalability for a fixed size problem

Hope for parallel computing?

> Typically, S decreases with the size of the problem.

Example: Sum of an array


L-N-1 $_{i=0}$ A[i]



Sum in parallel



Example: Sum of an array



Sum in parallel

$$\begin{array}{ccc}
& L^{-} & N-1 & A[i] \\
& i=0 & A[i]
\end{array}$$

N - 1 additions



Example: Sum of an array



Sum in parallel

- N 1 additions
- For N = 8, 7 additions 6which 3 are equal, $S \le 7/3 = 2.34$





Sum in parallel

- N 1 additions
- For N = 8, 7 additions 6which 3 are equal, $S \le 7/3 = 2.34$
- For N = 16, 15 additions of which 4 are equential, $S \le 15/4 = 3.75$




Example: Sum of an array



Sum in parallel


- N 1 additions
- For N = 8, 7 additions 6which 3 are equal, $S \le 7/3 = 2.34$
- For N = 16, 15 additions of which 4 are equential, $S \le 15/4 = 3.75$
- In the general case, N-1 additions of which log N equals, $S \le (N-1)/\log N$





Gustafson's law






$$S(N) = N - (1 - N)s$$

Gustafson's law






Gustafson's law

- S(N) = N (1 N)s
- Amdalh: It could ^etre difficult acceler un calculation with more processors






Gustafson's law

- S(N) = N (1 N)s
- Amdalh: It could ^etre difficult acceler un calculation with more processors
- Gustafson: It is possible to do more computation as fast with more processors






- S(N) = N (1 N)s
- Amdalh: It could ^etre difficult acceler un calculation with more processors
- Gustafson: It is possible to do more computation as fast with more processors
- Which one is more relevant in practice?








Gustafson's law

- S(N) = N (1 N)s
- Amdalh: It could ^etre difficult acceler un calculation with more processors
- Gustafson: It is possible to do more computation as fast with more processors
- Which one is more relevant in practice?
- Weak scalingScalability parallel to the The problem size is increasing.






A 2 \times 2 matrix to classify parallel machines.






A 2 \times 2 matrix to classify parallel machines.



Extended classification, used since 1966




A 2 \times 2 matrix to classify parallel machines.



- Extended classification, used since 1966 The X
- axis: single, multiple instruction




A 2 \times 2 matrix to classify parallel machines.




- Extended classification, used since 1966 X
- axis: single (simple), multiple instruction Y
- axis: single (simple), multiple data





SISD Processor






SISD Processor

A completely sequential ne






SISD Processor


- A completely sequential ne
- Single" instructionOnly one instruction is executed bach clock cycle





- A completely sequential ne
- Single" instructionOnly one instruction is executed bach clock cycle
- Single data: Only one data stream is used






SISD Processor

- A completely sequential ris
- Single" instructionOnly one instruction is executed bach clock cycle
- Single data: Only one data stream is used
- Execution of eterminist






SISD Processor


- A completely sequential ria
- Single" instructionOnly one instruction is executed bach clock cycle
- Single data: Only one data stream is used
- Execution of eterminist
- The oldest computers (i.e., architecture courses)





SISD Processor






SISD Processor

A completely sequential ria






SISD Processor


- A completely sequential ne
- Single" instructionOnly one instruction is executed bach clock cycle





- A completely sequential ria
- Single" instructionOnly one instruction is executed bach clock cycle
- Single data: Only one data stream is used






SISD Processor

- A completely sequential ris
- Single" instructionOnly one instruction is executed bach clock cycle
- Single data: Only one data stream is used
- Execution of eterminist







SISD Processor

- A completely sequential ria
- Single" instructionOnly one instruction is executed bach clock cycle
- Single data: Only one data stream is used
- Execution of eterminist
- The oldest computers (i.e., architecture courses)



- An example of a parallel machine
- Instruction "Single": All the computing units execute the same instruction bach clock cycle
- Multiple data: Each computing unit can operate on a different data Compatible for quite
- regular problems like image processing











Multiple Instruction, Single Data (MISD)

- An example of a parallel machine
- Multiple Instruction: Each computing unit operates on independent data via different instruction flows
- Single" data: A single data stream feeds several computing units Some
- examples of use are :
 - several frequency filters operating on a single signal
 - several cryptographic algorithms trying to decrypt a single coded message









Multiple Instruction, Multiple Data (MIMD)

- An example of a parallel machine
- Multiple Instructioneach computing unit can execute a different instruction flow
- Multiple data: each processor can operate on a different data stream Execution can
- be synchronous or asynchronous, deterministic or non-deterministic The majority
- of modern parallel machines belong to this category Several MIMD architectures
- also include SIMD components






Outline

- Introduction
- Parallel computing, why
- Concepts of Parallel
- 4 Computing Types of
- Parallelism Parallel
- 6 Architecture Paralle
- Programming

Around the development of parallel programs

This is the word-size of the processor.



Intel C4004, 4-bit processor (1971)



This is the word-size of the processor.




• Relevant for the years 1970..1986.

Intel C4004, 4-bit processor (1971)



This is the word-size of the processor.




Intel C4004, 4-bit processor (1971)

- Relevant for the years 1970..1986.
- The word size: 4-bit \rightarrow 8-bit \rightarrow 16-bit \rightarrow 32-bit



This is the word-size of the processor.



Intel C4004, 4-bit processor (1971)

- Relevant for the years 1970..1986.
- The word size: 4-bit \rightarrow 8-bit \rightarrow 16-bit \rightarrow 32-bit
- Convergee in 64-bit today.



Parallelism at the instruction level (ILP)



Ex'ecution without pipeline



Superscalar execution with pipeline



Allows to execute independent instructions simultaneously.



Ex'ecution without pipeline



Superscalar execution with pipeline





Ex'ecution without pipeline




Superscalar execution with pipeline

 Possibilite 1: Pipeline. Differents etapes de deux instructions ind'ependantes peuvent ^etre executes dans le pipeline en m^eme temps.



Allows to execute independent instructions simultaneously.



Superscalar execution with pipeline

- a = b + c; c = d + e;
- f = a + c; g = c a;
 - Possibility 1: Pipeline. Different stages of two ind'ependant instructions can ^etre executees in the pipeline en m^eme temps.
 - Possibility 2: Superscalar execution: Independent instructions can use several execution units (i.e. ALU) in a superscalar processor.



Allows to execute independent instructions simultaneously.



a = b + c; c = d + e;

FIDEX MEM WE
$$f = a + c$$
; $g = c - a$;

Ex'ecution without pipeline



Superscalar execution with pipeline

- Possibility 1: Pipeline. Different stages of two ind'ependant instructions can ^etre executees in the pipeline en m^eme temps.
- Possibility 2: Superscalar execution: Independent instructions can use several execution units (i.e. ALU) in a superscalar processor.
- Most modern processors are superscalar.



Carry out the m[^]emes independent operations of the data tables.



Addition of the two tables

Carry out the m[^]emes ind'ependent operations of the data tables.



Suitable for the SIMD paradigm.

Addition of the two tables



Carry out the m[^]emes ind'ependent operations of the data tables.



- Suitable for the SIMD paradigm.
- Well adapted hardware for efficient execution (CPU and GPU vector unit)

Addition of the two tables




Carry out the m[^]emes ind'ependent operations of the data tables.



Addition of the two tables

- Suitable for the SIMD paradigm.
- Well adapted hardware for efficient execution (CPU and GPU vector unit)
- Extensive use in scientific computing (matrices, vectors), graphics (rendering), image and signal processing (filters).






Task parallelism




It is the execution of ind'ependent tasks in a program.



Examples of ind'ependent tasks?

Task parallelism






Task parallelism

- Examples of ind'ependent tasks?
 - Calls to functions: a = f(x); b = g(y);






Task parallelism

- Examples of ind'ependent tasks?
 - Appels aux fonctions: a = f(x); b =
 - g(y); Blocs de code independents dans une m^eme fonction.






Task parallelism

- Examples of ind'ependent tasks?
 - Appels aux fonctions: a = f(x); b =
 - g(y); Blocs de code independents dans une m^eme fonction.
 - Multiple execution of a m[^]eme program with different parameters (i.e. simulation).






Task parallelism

- Examples of ind'ependent tasks?
 - Appels aux fonctions: a = f(x); b =
 - g(y); Blocs de code independents dans une m^eme fonction.
 - Multiple execution of a m[^]eme program with different parameters (i.e. simulation).
- Each task can be executed on a separate calculation unit.






Task parallelism

- Examples of ind'ependent tasks?
 - Appels aux fonctions: a = f(x); b =
 - g(y); Blocs de code independents dans une m^eme fonction.
 - Multiple execution of a m[^]eme program with different parameters (i.e. simulation).
- Each task can be executed on a separate calculation unit.
- It is necessary to respect the d'ependences if there are any.






- Examples of ind'ependent tasks?
 - Appels aux fonctions: a = f(x); b =
 - **g(y);** Blocs de code independents dans une m^eme fonction.
 - Multiple execution of a m[^]eme program with different parameters (i.e. simulation).
- Each task can be executed on a separate calculation unit.
- It is necessary to respect the d'ependences if there are any.



Load balancing?

Task parallelism





- Exemples des t^aches ind'ependentes?
 - Appels aux fonctions: a = f(x); b =
 - g(y); Blocs de code independents dans une m^eme fonction.
 - Multiple execution of a m[^]eme program with different parameters (i.e. simulation).
- Each task can be executed on a separate calculation unit.
- It is necessary to respect the d'ependences if there are any.
 - Load balancing?
 - *



A whole field of research

(scheduling).


Task parallelism



Outline

Task Parallelism


- Introduction
- Parallel computing, why
- Concepts of Paralle
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel
- Programmin



Zen 2 architecture




"Central Processing Unit, a general computing unit consisting 6



Several execution units (hearts)

Zen 2 architecture






- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)

Zen 2 architecture






Zen 2 architecture

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)








Zen 2 architecture

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)
- Vector units (AVX2, AVX512, Arm Neon, ...)








Zen 2 architecture

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)
- Vector units (AVX2, AVX512, Arm Neon, ...)
- Execution of some threads (1-4) simultaneously








Zen 2 architecture

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)
- Vector units (AVX2, AVX512, Arm Neon, ...)
- Execution of some threads (1-4) simultaneously
- Able to exploit parallelism at the instruction level (micro-op buffer, instruction renaming, register renaming, ...)







Zen 2 architecture


- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)
- Vector units (AVX2, AVX512, Arm Neon, ...)
- Execution of some threads (1-4) simultaneously
- Able to exploit parallelism at the instruction level (micro-op buffer, instruction renaming, register renaming, ...)
- A considerable part of the circuit is dedicated to IUhitversite






cache





The Nvidia Ampere architecture


Multiple execution units (symmetric multiprocessors (SM))



The Nvidia Ampere architecture




GPU



The Nvidia Ampere architecture

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)






The Nvidia Ampere architecture

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM






The Nvidia Ampere architecture

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads






The Nvidia Ampere architecture

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads Large
- register array (65K)



"Graphical Processing Unit", a specific virtual computing unit consisting 6




The Nvidia Ampere architecture

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads Large
- register array (65K)
- Very fast thread exchange



"Graphical Processing Unit", a specific virtual computing unit consisting 6




The Nvidia Ampere architecture

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads Large
- register array (65K)
- Very fast thread exchange
- Most of the circuit is devoted to vector units



"Graphical Processing Unit", a specific virtual computing unit consisting 6



The Nvidia Ampere architecture

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads Large
- register array (65K)
- Very fast thread exchange
- Most of the circuit is devoted to vector units
- Parall'elisation takes the effort



A set of machines (CPU+GPU) connected



Jolio Curie supercomputer, 300K CPU cores, 1024 GPUs

A set of machines (CPU+GPU) connected



Jolio Curie supercomputer, 300K CPU cores, 1024 GPUs Connection by a network with a particular topology (ring, grid, torus, clique, etc.)



A set of machines (CPU+GPU) connected



Jolio Curie supercomputer, 300K CPU cores, 1024 GPUs

- Connection by a network with a particular topology (ring, grid, torus, clique, etc.)
- Topology-adapted communications libraries



A set of machines (CPU+GPU) connected



Jolio Curie supercomputer, 300K CPU cores, 1024 GPUs

- Connection by a network with a particular topology (ring, grid, torus, clique, etc.)
- Topology-adapted communications libraries
- Able to address very large problems



A set of machines (CPU+GPU) connected



Jolio Curie supercomputer, 300K CPU cores, 1024 GPUs

- Connection by a network with a particular topology (ring, grid, torus, clique, etc.)
- Topology-adapted communications libraries
- Able to address very large problems
- Today, at the exaflops scale (¹⁰¹⁸ floating operations per second)



000 0000 0000000000 00000 **0000•000000** 000000000 000000000


Shared memory: general characteristics

- All processors can access the memory as a global address space
- Plusieurs processeurs peuvent opèrer de fa con indépendante mais partagent les m^emes ressources moire
- Modifications by a processor in anemory area are visible to all other processors



Memoire partagee: Uniform Memory Access (UMA)

- Presented by SMP (Symmetric Multiprocessor) machines Identical
- processors
- Time of access the memory egal for all processors






000 0000 00000000000 00000 **00000€0000** 000000000 000000000

Non-Uniform Memory Access (NUMA)

- In most casesphysically built by linking two or more SMPs An SMP can directly
- access the memory of another SMP
- All processors do not have an equal access time for all memories Memory
- accesses the memory of another SMP are slower
- If the cache coherence assured, we speak of cc-NUMA







Memoire partagee:

- Benefits:
 - The global address space allows a simpler programming from the point of view of memory management
 - The sharing of data between threads is fast and uniform gr^ace `a proximit'e de la m'emoire du CPU
- Inconvenients:
 - Lack of scalability between memory and CPUs: adding more CPUs will increase the
 use of the shared bus and for systems with a coherent cache, it will increase the effort of
 managing the coherence between the cache and the memory
 - It is the programmer's responsibility to make the necessary synchronizations to ensure "correct" accesses to the global memory




Distributed memory: general characteristics

- Distributed memory to not require a network to ensure the connection between the processors
- Each processor has its own memory and address space
- It is up to the programmer to explicitly indicate how and when the data should ^etre communicated and when the synchronizations between the precessors should ^etre effectu'ees



Distributed memory: general characteristics

 The network used to transfer data between processors is very varied, it can be as simple as Ethernet






Memoire distribuée

- Benefits:
 - Memory is scalable with the number of processors
 - Chaque processeur acc`ede `a m emoire rapidement sans ni interference avec les autres processeurs ni de **û**dditionnel pour maintenir une coh'erence globale du cache
- Inconvenients:
 - The programmer is responsible for several details associated with data communication between processors
 - Il peut ^etre difficile de distribuer des structures de donn'ees conc ues sur une base de m'emoire globale sur cette nouvelle organisation m'emoire



Hybrid memory: general characteristics

- The most efficient machines in the world are machines that use shared and distributed memories
- Les composantes à 'emoire partagée peuvent ^etre des machines à hémoire partagée ou des GPUs (graphics processing units)
- The processors of a computing node share the same memory space n'ecessitent
- communications to echanger les données entre les noeuds





Outline

- Introduction
- Parallel computing, why?
- Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel
- Programming

Around the development of parallel programs

Parallel programming models

Parallel programming models exist as an abstraction on top of parallel architectures

- Memoire partagee:
 - Intrinsics SIMD instructions (Intel SSE2, ARM NEON), low level (More details in upcoming courses)
 - Posix Threads library
 - OpenMP is based on compiler directives to be played in a sequential code (More details in the next courses)
 - CUDA (More details in upcoming courses) OpenCL
- Memoire distribuee:
 - Library sockets, low level
 - MPI Message Passing Interface the standard for distributed memory architectures, the parallel code is generally very different from the serial code (More details in the next courses)



Parallel programming models

Parallel programming models exist as an abstraction on top of parallel architectures

- Memoire partagee:
 - Intrinsics SIMD instructions (Intel SSE2, ARM NEON), low level (More details in upcoming courses)
 - Posix Threads library
 - OpenMP is based on compiler directives to be played in a sequential code (More details in the next courses)
 - CUDA More details in upcoming courses) OpenCL
- Memoire distribuee:
 - Library sockets, low level
 - MPI Message Passing Interface the standard for distributed memory architectures, the parallel code is generally very different from the serial code (more than

What kind of pro More details in the next courses) ramming used?




Thread model

- IEEE POSIX Threads (PThreads)
 - A Standard UNIX API, also exists under Windows
 - More than 60 functions: pthread create, pthread join, pthread exit, ...
- OpenMP
 - A higher level interface, based on
 - compiler directives library
 - functions a runtime
 - An brientation towards high performance computing (HPC) applications

000 0000 0000000000 00000 000000000 **000€000000** 000000000

OpenMP



Memory model Mémoire Mémoire Mémoire privée privée privée Thread Thread Thread temporaire / temporaire . Mémoire partagée

Message Passing Interface

- Specification and management by the MPI forum
 - The library provides a set of communication primitives: point-to-point or collective
 - C/C++ and Fortran
- A low-level programming model
 - data distribution and communications must be done manually Primitives are easy to
 - use but the development of parallel programs can be guite difficult
- Communications
 - Point to point (messages between two processors)
 - Collective (messages in groups of processors)





Scalar product: Sequentiel

```
# include < s t d i o . h>
 # define SIZE 256
 int main () {
   double sum, a [SIZE], b [SIZE];
// Initialization
   sum = 0:
   for ( s i z e t_i = 0; i < SIZE; i ++) {
     a[i] = i * 0.5;
     b[i] = i * 2.0:
   for (sizeti = 0; i < SIZE; i++)sum =
     sum + a[i]*b[i];
   printf("sum u=u%g\n", sum);
   return 0:
```

Scalar product: SSE instructions

```
#include < i m m i n t r i n . h>
# include < i o s t r e a m >
#include < algorithm
> # include < numeric>
int main ()
  std::sizetconstsize = 4 * 5;s
  td::srand(time(nullptr)):
  float * array 0 = static cast < float * > ( mm malloc ( size * size of ( float ) , 16 ) ); float
  *arrayl = staticcast < float * > (mm malloc (size * sizeof (float), 16)); std::ge
  neraten(array0, size,[]() { return std::rand ()%10; });
  autor 0 = mm \, mul \, ps \, (mm \, load \, ps \, (\&arrav \, 0 \, [ \, 0 \, ]).
                                                       mm load ps (&arrav1[0]):
  for ( std::sizeti = 0; i < size; i+=4)
    r0 = mm \text{ add ps } (r0. mm \text{ mul ps } (mm \text{ load ps } (\&arrav0[i]). mm \text{ load ps } (\&arrav1[i]))
  float tmp [4] attribute((aligned(16)));
  mmstoreps(tmp,r0);
  autores = std::accumulate (tmp, tmp + 4, 0.0 f);
   mm free (array 0);
```

Scalar product: Pthreads

```
# include < s t d i o . h>
# include < pthread.h>
# define SIZE 256
# define NUM THREADS 4
# define CHUNK SIZE/NUM THREADS
int i d [ NUM THREADS 1 :
double sum, a [SIZE], b [SIZE]; p t
hreadttid[NUM THREADS];
pthrea_d mutext mutex sum;
void * dot ( void * i d ) {
  sizeti:
  int m y firs t = * (int*) id * CHUNK;
  int m v | a s t = (*(int*) i d + 1) * CHUNK
  doubles u m \mid o c a \mid = 0:
  for (i = m v f i r s t : i < m v | a s t : i + +) s u
     m \mid o c a \mid = s u m \mid o c a \mid + a \mid i \mid *b \mid i \mid;
  pthreadmutexlock(& mutex sum):
  sum = sum + sum | oca|:
  pthreadmutexunlock (& mutex sum);
  return NULL:
```

```
int main () {
  siz_eti;
 // Initialization
 sum = 0:
 for (i = 0; i < SIZE; i ++)
   a[i] = i * 0.5;
   b[i] = i * 2.0:
 pthreadmutexinit (&mutex sum, NULL);
 for (i = 0 : i < NUM THREADS: i ++)
   i = [i]bi
   pthreadcreate(&tid[i], NULL, dot,
                    ( void *) & i d [ i ] );
 for (i = 0 : i < NUM THREADS: i ++)
   pthreadjoin(tid[i], NULL);
 pthrea_d mutex destroy (& mutex
 sum); printf("sum u=u\% g \setminus n", sum);
 return 0:
```

Scalar product : OpenMP


```
#include < stdio h>
 # define SIZE 256
 int main () {
   double sum . a [ SIZE ] . b [ SIZE ] :
// Initialization
   sum = 0:
   for ( s i z e t i = 0; i < SIZE; i + +) {
     a[i] = i * 0.5;
     b[i] = i * 2.0;
   #pragma omp p a rallel for reduction (+: sum)
   for (sizeti = 0; i < SIZE; i + +) {
      sum = sum + a[i]*b[i];
   printf("sum u=u%g\n", sum);
   return 0:
```

Scalar product : MPI

```
# include < s t d i o . h>
# include " mi. h" #
define SIZE 256
int main (int argc, char* argv[]) {
  int numprocs, my rank, my first, my last;
  double sum, s u m l o c a l, a [SIZE], b [SIZE]; M PI
  Init(& argc . &argv):
  MPI Comm size (MPI COMM WORLD, &numprocs ):
  MPI Comm rank (MPI COMM WORLD, &my rank); m y
  fir_s t = my rank_ * SIZE/ numprocs;
  m y_{-} l a s t = (my rank + 1) * SIZE / numprocs;
  // Initialization
  sumlocal = 0.
  for ( s i z e t i = 0; i < SIZE; i + +) {
    a[i] = i * 0.5;
    b[i] = i * 2.0:
  for ( s i z e t i = m y f i r s t; i < m y l a s t; i ++) s u
    M PI A I I r e d u c e (& s u m l o c a l , & sum , 1 , MPI DOUBLE , MPI SUM , MPI COMM WORLD ) ;
  if (mv rank == 0)
    printf("sum u=u%g\n", sum);
```

Hybrid model

- Several MPI processes, each managing a number of threads
 - Inter-process communication via message sending (MPI)
 - Intra-process (thread) communication via shared memory
- Well suited to hybrid architectures
 - one process per node
 - one thread per core







Outline

- Introduction
- Parallel computing, why?
- Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Paralle
- 6 Architecture Paralle
- 7 Programming

Around the development of parallel programs

Plan

- Introduction
- Parallel computing, why?
- Concepts of Paralle
- Computing Types of
- Parallelism Parallel
- 6 Architecture Parallel
 - Programming









A performance model; the roofline model

La performance qu'on peut atteindre (Gflop/s) est born ée par



The performance cr[^]ete of the machine,

The maximum bandwidth \times operational intensity

whehe operational intensity is the number of float operations performed per byte of DRAM transferred



A performance model; the roofline model

La performance qu'on peut atteindre (Gflop/s) est born ée par



The performance cr^ete of the machine,


The maximum bandwidth \times operational intensity

whehe operational intensity is the number of float operations performed per byte of DRAM transferred

- depends on the algorithm and the target architecture
- dense matrix-vector product: $I_{dgemv} \leq 1$
- Hollow matrix-vector product: $I_{SpMV} \leq 1$, depending on the storage format (CSR here)




the roofline model: operational intensity






Performance model for NVIDIA Tesla K40







Wtart?: Core Optimization



Performance at the heart

- Reducing cache errors: blocking, tilling, loop ordering, ... Vectorization
- (SSE/AVX units)





What to do next?

- Identify program bottlenecks:
 - to know which parts consume the most running time
 - performance analysis tools can help here (profilers . . .) Focus on
 - parallelizing bottlenecks
- Re-structure the program or use/develop another algorithm to reduce the parts that are very slow
- Use existing: optimized parallel software and libraries (IBM's ESSL, Intel's MKL, AMD's AMCL, LAPACK, C++ Parallel STD, . . .)



Qu'est ce qui doit ^etre considere? : quelques elements

- Data distribution: 1D, 2D, block, block cyclic, tiles ... Granularity
- Communications
- Synchronization
- Overlapping of calculations and communications Load
- balancing between threads and/or processors
- o . . .



References

Contact

Oguz Kaya Universite Paris-Saclay and LRI, Paris, France oguz.kaya@lri.com www.oguzkaya.com