



DeepL

Subscribe to DeepL Pro to translate larger documents.  
Visit [www.DeepL.com/pro](https://www.DeepL.com/pro) for more information.

# Introduction to Parallel and High Performance Computing

Oguz Kaya

Maître de Conférences  
Université Paris-Saclay and the LRI ParSys team, Orsay, France



# Outline

- 1 Introduction
- 2 Parallel computing, why?
- 3 Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel  
Programming

## 7 Around the development of parallel programs

# Outline

- 1 Introduction
- 2 Parallel computing, why?
- 3 Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel
- 7 Programming



# Objectives

# Objectives

- Getting to know parallel computing



# Objectives

- Getting to know parallel computing
- Discover the applications that need computing power

# Objectives

- Getting to know parallel computing
- Discover the applications that need computing power Explore the
- modern architecture of a parallel computer

# Objectives

- Getting to know parallel computing
- Discover the applications that need computing power Explore the
- modern architecture of a parallel computer Introduce the main
- models of parallel programming

# Objectives


- Getting to know parallel computing
- Discover the applications that need computing power Explore the
- modern architecture of a parallel computer Introduce the main
- parallel programming models Introduce the basic concepts and
- examples

# Objectives

- Getting to know parallel computing
- Discover the applications that need computing power Explore the
- modern architecture of a parallel computer Introduce the main
- parallel programming models Introduce the basic concepts and
- examples
- Provide some tips for developing effective parallel programs

# Sequential programming


Traditionally software is based on **sequential** calculation:



# Equential programming

Traditionally software is based on **sequential** calculation:


- A problem is often encountered in instructions.



# Equential programming

Traditionally software is based on **sequential** calculation:

- A problem is often encountered in instructions.
- These instructions are executed **sequentially** one after the other.






# Equential programming


Traditionally software is based on **sequential** calculation:

- A problem is often encountered in instructions.
- These instructions are executed **sequentially** one after the other.
- They are executed by **a single processor**.



# Equential programming


Traditionally software is based on **sequential** calculation:



- A problem is often encountered in instructions.
- These instructions are executed **sequentially** one after the other.
- They are executed by **a single processor**. At a given moment, only one instruction is executed.

# Sequential programming


Traditionally software is based on **sequential** calculation:



- A problem is often encountered in instructions.
- These instructions are executed **sequentially** one after the other.
- They are executed by **a single processor**. At a given moment, only one instruction is executed.
- The performance is mainly determined by **the frequency** (Hz) of the processor.

# Parallel programming


**Parallel programming** allows the use of several computing resources to solve a problem:



# Parallel programming

**Parallel programming** allows the use of several computing resources to solve a problem:


- A problem is divided into parts that can be launched in parallel



# Parallel programming

**Parallel programming** allows the use of several computing resources to solve a problem:


- A problem is divided into parts that can be launched
- Each part is still under instruction.



# Parallel programming

**Parallel programming** allows the use of several computing resources to solve a problem:


- A problem is divided into parts that can be launched
- Each part is still under instruction.
- The instructions of each part are executed **in parallel** using several processors.



# Parallel programming

**Parallel programming** allows the use of several computing resources to solve a problem:

- A problem is divided into parts that can be launched
- Each part is still under instruction.
- The instructions of each part are executed **in parallel** using several processors.
- The performance is determined by:






# Parallel programming

**Parallel programming** allows the use of several computing resources to solve a problem:


- A problem is divided into parts that can be launched
- Each part is still under instruction.
- The instructions of each part are executed **in parallel** using several processors.
- The performance is determined by:
  - The frequency of the processor



# Parallel programming

**Parallel programming** allows the use of several computing resources to solve a problem:


- A problem is divided into parts that can be launched
- Each part is still under instruction.
- The instructions of each part are executed **in parallel** using several processors.
- The performance is determined by:
  - The frequency of the processor
  - The number of processors



# Parallel programming

**Parallel programming** allows the use of several computing resources to solve a problem:

- A problem is divided into parts that can be launched
- Each part is still under instruction.
- The instructions of each part are executed **in parallel** using several processors.
- The performance is determined by:
  - The frequency of the processor
  - The number of processors
  - The degree of parallelism of the problem



# Outline

## Parallel programming


- 1 Introduction
- 2 **Parallel computing, why?**
- 3 Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel
- 7 Programming

Around the development of parallel programs




# Applications of parallel computing

Many time-consuming applications in various fields:



# Applications of parallel computing


Many time-consuming applications in various fields:



- Scientific computing: Simulations in physics, chemistry, biology, ...

# Applications of parallel computing

Many time-consuming applications in various fields:




- Scientific computing: Simulations in physics, chemistry, biology, ...
- Neural network processing



# Applications of parallel computing


Many time-consuming applications in various fields:



- Scientific computing: Simulations in physics, chemistry, biology, ...
- Neural network processing Graphics
- (rendering, video games, etc.)

# Applications of parallel computing


Numerous time-consuming applications in various fields:



- Scientific computing: Simulations in physics, chemistry, biology, ...
- Neural network processing Graphics
- (rendering, video games, etc.)
- Operating systems (Linux, Android, etc.)

# Applications of parallel computing

Many time-consuming applications in various fields:



- Scientific computing: Simulations in physics, chemistry, biology, ...
- Neural network processing Graphics (rendering, video games, etc.)
- Operating systems (Linux, Android, etc.) and many others...

# Maximum frequency of a CPU in 2002

What is the maximum frequency of this CPU in 2002?



Intel Pentium 4, Northwood

## Maximum frequency of a CPU in 2002

What is the maximum frequency of this CPU in 2002?



3.06 GHz

## Intel Pentium 4, Northwood

# Maximum frequency of a CPU

What is the maximum frequency of a CPU in 2020?



Intel Core i9-10900K, Comet Lake

## Introduction to CPHP

## Introduction to CPHP



## Maximum frequency of a CPU

What is the maximum frequency of a CPU in 2020?



- 5.3 GHz
- The performance create? 5.3 Gflops/s?
- No!  $\approx 1.7\text{Tflops/s}$  (1700Gflops/s) How?

Intel Core i9-10900K, Comet Lake

# Maximum frequency of a CPU

What is the maximum frequency of a CPU in 2020?



Intel Core i9-10900K, Comet Lake

- 5.3 GHz
- The performance create? 5.3 Gflops/s?
- No!  $\approx 1.7$  Tflops/s (1700 Gflops/s) How?
- Thanks to deadans parallelism (10 cores, each with 2 AVX256 virtual units)

# Outline

- 1 Introduction
- 2 Parallel computing, why?
- 3 Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel
- 7 Programming

Around the development of parallel programs


# Maximum frequency of a CPU

# Moore's Law

The number of transistors in the integrated circuits doubles every 2 years.

Moore's Law – The number of transistors on integrated circuit chips (1971-2018)

Moore's law describes the required regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important in other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.



Data source: Wikipedia [https://en.wikipedia.org/wiki/Transistor\\_count](https://en.wikipedia.org/wiki/Transistor_count)  
The data visualization is available at OurWorldinData.org. Please cite their data visualizations and research on this topic. Content under CC-BY-ND by the author Our World in Data

Moore's Law


# Moore's Law

The number of transistors in the integrated circuits doubles every 2 years.

Moore's Law – The number of transistors on integrated circuit chips (1971-2018)

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important in other aspects of technological progress – such as processing speed or the price of electronic products – as linked to Moore's law.

Our style in Data



Data source: Wikipedia [https://en.wikipedia.org/wiki/Moore's\\_Law](https://en.wikipedia.org/wiki/Moore's_Law)  
The data visualization is available at [ourstylein.com](https://ourstylein.com). Please cite this visualization and research in the text.

License: under CC-BY-SA by the author: Our Style



What is it?


Moore's Law

# Moore's Law

The number of transistors in the integrated circuits doubles every 2 years.

Moore's Law – The number of transistors on integrated circuit chips (1971-2018)

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important in other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Moore's\_Law). The data visualization is available at OurWorldinData.org. Translating and visualizing data for the world. Licensed under CC-BY-SA by the author OurWorldinData.org.

Moore's Law


- What is it?
- More transistors → more performance potential

# Moore's Law

The number of transistors in the integrated circuits doubles every 2 years.

Moore's Law – The number of transistors on integrated circuit chips (1971-2018)

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important in other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Moore's\_Law). The data visualization is available at DataCamp (https://datacamp.com/moore-law). Licensed under CC BY-SA by the author: Alan Rosen.


Moore's Law

- What is it?
- More transistors → more performance potential
- Moore's law is still valid today (although a bit slowed down).



# Dennard Scaling

If the engraving size is reduced by -30% (0.7x) in each generation, this gives




Dennard Scaling

# Dennard Scaling

If the engraving size is reduced by -30% (0.7x) in each generation, this gives

A decrease in the circuit area of 50%.




Dennard Scaling

# Dennard Scaling

If the engraving size is reduced by -30% (0.7x) in each generation, this gives

50% decrease in circuit area 30%

decrease in latency




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Laborte, G. Shacham, K. Okun, L. Hammond, and G. Batlin  
New post and data collected for 2010-2015 by K. Plapp

Dennard Scaling

# Dennard Scaling

If the engraving size is reduced by -30% (0.7x) in each generation, this gives

- 50% decrease in circuit area 30%
- decrease in latency
- Consequently, a 40% increase in frequency ( $10/7 \approx 1.4$ ).




Dennard Scaling



# Dennard Scaling

If the engraving size is reduced by -30% (0.7x) in each generation, this gives




- 50% decrease in circuit area 30%
- decrease in latency
- Consequently, a 40% increase in frequency ( $10/7 \approx 1.4$ ).
  - Not possible anymore because of quantum effects!
  - Use either multi-core or large-core.

Dennard Scaling

Dennard Scaling

# Dennard Scaling

If the engraving size is reduced by -30% (0.7x) in each generation, this gives



- 50% decrease in circuit area 30%
- decrease in latency
- Consequently, a 40% increase in frequency ( $10/7 \approx 1.4$ ).
  - Not possible anymore because of quantum effects!
  - Use either multi-core or large-core.
- $energy \sim frequency^2$

## Introduction to CPHP



# Dennard Scaling

How much faster does a parallel program run? How well are computing resources



# Acceleration and efficiency

How much faster does a parallel program run? How well are computing resources



Cray-1 Supercomputer (1975) with peak performance of  $\approx 160\text{Mflops/s}$

- Sequential execution time:  $T(1)$

# Acceleration and efficiency

How much faster does a parallel program run? How well are computing resources



Cray-1 Supercomputer (1975) with peak performance of  $\approx 160\text{Mflops/s}$

- Sequential execution time:  $T(1)$
- The execution time on  $N$  processors:  $T(N)$

# Acceleration and efficiency

How much faster does a parallel program run? How well are computing resources



Cray-1 Supercomputer (1975) with peak performance of  $\approx 160\text{Mflops/s}$

- Sequential execution time:  $T(1)$
- The execution time on  $N$  processors:  $T(N)$
- Accélération:**  $S(N) = T(1)/T(N)$

# Acceleration and efficiency


How much faster does a parallel program run? How well are computing resources



Cray-1 Supercomputer (1975) with peak performance of  $\approx 160\text{Mflops/s}$

- Sequential execution time:  $T(1)$
- The execution time on  $N$  processors:  $T(N)$
- Accélération**:  $S(N) = T(1)/T(N)$
- Efficiency**:  $E(N) = S(N)/N$

# Amdahl's Law




Amdahl's Law

# Amdahl's Law


How much faster could a program run? What is the limit?

- Introduced in 1967 by Gene Amdahl



Amdahl's Law

# Amdahl's Law



Amdahl's Law


Introduced in 1967 by Gene Amdahl

- Let  $s$  and  $p$  be the **sequential** fraction  $s$
- and **parallelizable** of a program ( $s + p = 1.0$ ).



# Amdahl's Law

How much faster could a program run? What is the limit?




- Introduced in 1967 by Gene Amdahl
- Let  $s$  and  $p$  be the **sequential** fraction  $s$  and **parallelizable** of a program ( $s + p = 1.0$ ).
- The achievable acceleration is defined by

$$A(N) = \frac{T(1)}{T(N)} \leq \frac{T(1)}{pT(1)/N + sT(1)} = \frac{1}{p/N + s}$$

# Amdahl's Law

How much faster could a program run? What is the limit?



Amdahl's Law

- Introduced in 1967 by Gene Amdahl
- Let  $s$  and  $p$  be the **sequential** fraction  $s$  and **parallelizable** of a program ( $s + p = 1.0$ ).
- The achievable acceleration is defined by

$$A(N) = \frac{T(1)}{T(N)} \leq \frac{T(1)}{pT(1)/N + sT(1)} = \frac{1}{p/N + s}$$

Amdahl's Law


# Amdahl's Law

## Strong scaling:

Parallel scalability for a  
fixed size problem

# Amdahl's Law

How much faster could a program run? What is the limit?



Amdahl's Law


- Introduced in 1967 by Gene Amdahl
- Let  $s$  and  $p$  be the **sequential** fraction  $s$  and **parallelizable** of a program ( $s + p = 1.0$ ).
- The achievable acceleration is defined by
 
$$A(N) = \frac{T(1)}{T(N)} \leq \frac{T(1)}{pT(1)/N + sT(1)} = \frac{1}{p/N + s}$$
- Strong scaling:** Parallel scalability for a fixed size problem

# Amdahl's Law

- Hope for parallel computing?

# Amdahl's Law

How much faster could a program run? What is the limit?



Amdahl's Law

- Introduced in 1967 by Gene Amdahl
- Let  $s$  and  $p$  be the **sequential** fraction  $s$  and **parallelizable** of a program ( $s + p = 1.0$ ).
- The achievable acceleration is defined by

$$A(N) = \frac{T(1)}{T(N)} \leq \frac{T(1)}{pT(1)/N + sT(1)} = \frac{1}{p/N + s}$$

Amdahl's Law

# Amdahl's Law

## Strong scaling:

Parallel scalability for a fixed size problem


Hope for parallel computing?

Typically,  $S$  decreases with the size of the problem.



# Example: Sum of an array


$$\sum_{i=0}^{L-N-1} A[i]$$



Sum in parallel



# Example: Sum of an array



Sum in parallel

$$\sum_{i=0}^{N-1} A[i]$$

$N - 1$  additions


# Example: Sum of an array



Sum in parallel

- $\sum_{i=0}^{N-1} A[i]$
- $N - 1$  additions
- For  $N = 8$ , 7 additions of which 3 are equal,  
 $S \leq 7/3 = 2.34$

# Example: Sum of an array




Sum in parallel

$$\sum_{i=0}^{N-1} A[i]$$

- $N - 1$  additions
- For  $N = 8$ , 7 additions of which 3 are equal,  $S \leq 7/3 = 2.34$
- For  $N = 16$ , 15 additions of which 4 are sequential,  $S \leq 15/4 = 3.75$

# Example: Sum of an array




Sum in parallel

$$\sum_{i=0}^{N-1} A[i]$$

- $N - 1$  additions
- For  $N = 8$ , 7 additions of which 3 are equal,  $S \leq 7/3 = 2.34$
- For  $N = 16$ , 15 additions of which 4 are sequential,  $S \leq 15/4 = 3.75$
- In the general case,  $N - 1$  additions of which  $\log N$  equals,  $S \leq (N - 1)/\log N$

# Gustafson's law

How much acceleration could be obtained if the problem size increases with the number of processors?




Gustafson's law

# Gustafson's law

How much acceleration could be obtained if the problem size increases with the number of processors?


$$S(N) = N - (1 - N)s$$



Gustafson's law

# Gustafson's law

How much acceleration could be obtained if the problem size increases with the number of processors?




Gustafson's law

- $S(N) = N - (1 - N)s$
- Amdahl: It could être difficile accélérer un calcul avec plus de processeurs

# Gustafson's law

How much acceleration could be obtained if the problem size increases with the number of processors?




Gustafson's law

- $S(N) = N - (1 - N)s$
- Amdahl: It could être difficile accélérer un calcul avec plus de processeurs
- Gustafson: Il est possible de faire plus de calcul aussi vite avec plus de processeurs



# Gustafson's law

How much acceleration could be obtained if the problem size increases with the number of processors?




Gustafson's law

- $S(N) = N - (1 - N)s$
- Amdalsh: It could être difficile accélérer un calcul avec plus de processeurs
- Gustafson: Il est possible de faire plus de calcul aussi vite avec plus de processeurs
- Which one is more relevant in practice?

# Gustafson's law

How much acceleration could be obtained if the problem size increases with the number of processors?



Gustafson's law

- $S(N) = N - (1 - N)s$
- Amdahl: It could être difficile accélérer un calcul avec plus de processeurs
- Gustafson: Il est possible de faire plus de calcul aussi vite avec plus de processeurs
- Which one is more relevant in practice?
- **Weak scaling** Scalability parallel to the problem size is increasing.

# Flynn's classification

A  $2 \times 2$  matrix to classify parallel machines.

|  |  |
|--|--|
| <b>SISD</b><br>Single Instruction stream<br>Single Data stream   | <b>SIMD</b><br>Single Instruction stream<br>Multiple Data stream   |
| <b>MISD</b><br>Multiple Instruction stream<br>Single Data stream | <b>MIMD</b><br>Multiple Instruction stream<br>Multiple Data stream |

Flynn's classification

# Flynn's classification

A  $2 \times 2$  matrix to classify parallel machines.

|  |  |
|--|--|
| <b>SISD</b><br>Single Instruction stream<br>Single Data stream   | <b>SIMD</b><br>Single Instruction stream<br>Multiple Data stream   |
| <b>MISD</b><br>Multiple Instruction stream<br>Single Data stream | <b>MIMD</b><br>Multiple Instruction stream<br>Multiple Data stream |

- Extended classification, used since 1966

Flynn's classification

# Flynn's classification

A  $2 \times 2$  matrix to classify parallel machines.

|  |  |
|--|--|
| <b>SISD</b><br>Single Instruction stream<br>Single Data stream   | <b>SIMD</b><br>Single Instruction stream<br>Multiple Data stream   |
| <b>MISD</b><br>Multiple Instruction stream<br>Single Data stream | <b>MIMD</b><br>Multiple Instruction stream<br>Multiple Data stream |

- Extended classification, used since 1966 The X
- axis: single, multiple instruction

Flynn's classification

# Flynn's classification


A  $2 \times 2$  matrix to classify parallel machines.

|  |  |
|--|--|
| <b>SISD</b><br>Single Instruction stream<br>Single Data stream   | <b>SIMD</b><br>Single Instruction stream<br>Multiple Data stream   |
| <b>MISD</b><br>Multiple Instruction stream<br>Single Data stream | <b>MIMD</b><br>Multiple Instruction stream<br>Multiple Data stream |

- Extended classification, used since 1966
- X axis: single (simple), multiple instruction
- Y axis: single (simple), multiple data


Flynn's classification

# Single Instruction, Single Data (SISD)



SISD Processor

# Single Instruction, Single Data (SISD)




SISD Processor

- A completely sequential machine




# Single Instruction, Single Data (SISD)



SISD Processor


- A completely sequential machine
- Single instructionOnly one instruction is executed each clock cycle

# Single Instruction, Single Data (SISD)



- A completely sequential machine
- Single instruction: Only one instruction is executed each clock cycle
- Single data: Only one data stream is used


# Single Instruction, Single Data (SISD)



SISD Processor

- A completely sequential machine
- Single instruction: Only one instruction is executed each clock cycle
- Single data: Only one data stream is used
- Execution of deterministic


# Single Instruction, Single Data (SISD)



SISD Processor


- A completely sequential machine
- Single instruction: Only one instruction is executed each clock cycle
- Single data: Only one data stream is used
- Execution of deterministic
- The oldest computers (i.e., architecture courses)

# Single Instruction, Multiple Data (SIMD)



SIMD Processor


# Single Instruction, Multiple Data (SIMD)



SISD Processor

- A completely sequential processor


# Single Instruction, Multiple Data (SIMD)



SIMD Processor

- A completely sequential machine
- Single instruction Only one instruction is executed each clock cycle


# Single Instruction, Multiple Data (SIMD)



- A completely sequential **nb**
- Single" instruction Only one instruction is executed **nb** each clock cycle
- Single data: Only one data stream is used




# Single Instruction, Multiple Data (SIMD)



SIMD Processor

- A completely sequential ~~re~~
- Single" instruction Only one instruction is executed ~~ba~~ each clock cycle
- Single data: Only one data stream is used
- Execution of ~~eter~~minist

# Single Instruction, Multiple Data (SIMD)





SIMD Processor

- A completely sequential ~~re~~
- Single" instruction Only one instruction is executed ~~ba~~ each clock cycle
- Single data: Only one data stream is used
- Execution of ~~eter~~minist
- The oldest computers (i.e., architecture courses)



# Single Instruction, Multiple Data (SIMD)

- An example of a parallel machine
- Instruction "Single" : All the computing units execute the same instruction each clock cycle
- Multiple data: Each computing unit can operate on a different data Compatible for quite
- regular problems like image processing





# Multiple Instruction, Single Data (MISD)

- An example of a parallel machine
- Multiple Instruction: Each computing unit operates on independent data via different instruction flows
- Single" data: A single data stream feeds several computing units Some
- examples of use are :
  - several frequency filters operating on a single signal
  - several cryptographic algorithms trying to decrypt a single coded message



# Multiple Instruction, Multiple Data (MIMD)

- An example of a parallel machine
- Multiple Instruction: each computing unit can execute a different instruction flow
- Multiple data: each processor can operate on a different data stream
- Execution can be synchronous or asynchronous, deterministic or non-deterministic
- The majority of modern parallel machines belong to this category
- Several MIMD architectures also include SIMD components



# Outline


- 1 Introduction
- 2 Parallel computing, why?
- 3 Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel
- 7 Programming

Around the development of parallel programs



# Parallelism at bit level

This is the word-size of the processor.




Intel C4004, 4-bit processor (1971)



# Parallelism at bit level

This is the word-size of the processor.




- Relevant for the years 1970..1986.

Intel C4004, 4-bit processor (1971)

# Parallelism at bit level

This is the word-size of the processor.




Intel C4004, 4-bit processor (1971)

- Relevant for the years 1970..1986.
- The word size: 4-bit → 8-bit → 16-bit → 32-bit

## Parallelism at bit level

This is the word-size of the processor.




- Relevant for the years 1970..1986.
- The word size: 4-bit → 8-bit → 16-bit → 32-bit
- Converge in 64-bit today.

## Intel C4004, 4-bit processor (1971)

# Parallelism at the instruction level (ILP)




Execution without pipeline




Superscalar execution with pipeline

# Parallelism at the instruction level (ILP)

Allows to execute independent instructions simultaneously.



Ex'ecution without pipeline




Superscalar execution with pipeline

# Parallelism at the instruction level (ILP)



Execution without pipeline



Superscalar execution with pipeline


- $a = b + c; c = d + e;$   
 $f = a + c; g = c - a;$
- Possibilité 1: Pipeline. Différents étapes de deux instructions indépendantes peuvent être exécutées dans le pipeline en même temps.

# Parallelism at the instruction level (ILP)

Allows to execute independent instructions simultaneously.



Ex'ecution without pipeline



Superscalar execution with pipeline

■ **a = b + c; c = d + e;**

**f = a + c; g = c - a;**


- Possibility 1: Pipeline. Different stages of two ind'ependant instructions can ^etre ex^ecut^ees in the pipeline en m^eme temps.
- Possibility 2: Superscalar execution: Independent instructions can use several execution units (i.e. ALU) in a **superscalar** processor.

# Data Parallelism

Allows to execute independent instructions simultaneously.



Execution without pipeline



Superscalar execution with pipeline

■ **a = b + c; c = d + e;**

**f = a + c; g = c - a;**

- Possibility 1: Pipeline. Different stages of two independent instructions can be executed in the pipeline in the same time.
- Possibility 2: Superscalar execution: Independent instructions can use several execution units (i.e. ALU) in a **superscalar** processor.
- Most modern processors are superscalar.



# Parallelism at the instruction level (ILP)

Carry out the  $m^{\wedge}emes$  independent operations of the data tables.

|         |   |   |   |   |   |   |    |   |
|---------|---|---|---|---|---|---|----|---|
| index   | 0 | 1 | 2 | 3 | 4 | 5 | 6  | 7 |
| Array A | 1 | 2 | 3 | 1 | 4 | 1 | 6  | 7 |
|         |   |   |   | + |   |   |    |   |
| B       | 1 | 2 | 3 | 1 | 5 | 2 | 6  | 1 |
|         |   |   |   | = |   |   |    |   |
| C       | 2 | 4 | 6 | 2 | 9 | 3 | 12 | 8 |

Addition of the two tables

# Data Parallelism

Carry out the  $m$  independent operations of the data tables.

|         |   |   |   |   |   |   |    |   |
|---------|---|---|---|---|---|---|----|---|
| index   | 0 | 1 | 2 | 3 | 4 | 5 | 6  | 7 |
| Array A | 1 | 2 | 3 | 1 | 4 | 1 | 6  | 7 |
|         |   |   |   | + |   |   |    |   |
| B       | 1 | 2 | 3 | 1 | 5 | 2 | 6  | 1 |
|         |   |   |   | = |   |   |    |   |
| C       | 2 | 4 | 6 | 2 | 9 | 3 | 12 | 8 |

- Suitable for the SIMD paradigm.

Addition of the two tables

# Data Parallelism

Carry out the  $m^{\wedge}$ emes ind'ependent operations of the data tables.

|         |   |   |   |   |   |   |    |   |
|---------|---|---|---|---|---|---|----|---|
| index   | 0 | 1 | 2 | 3 | 4 | 5 | 6  | 7 |
| Array A | 1 | 2 | 3 | 1 | 4 | 1 | 6  | 7 |
|         |   |   |   | + |   |   |    |   |
| B       | 1 | 2 | 3 | 1 | 5 | 2 | 6  | 1 |
|         |   |   |   | = |   |   |    |   |
| C       | 2 | 4 | 6 | 2 | 9 | 3 | 12 | 8 |

Addition of the two tables

- Suitable for the SIMD paradigm.
- Well adapted hardware for efficient execution (CPU and GPU vector unit)

# Data Parallelism


Carry out the  $m$  independent operations of the data tables.

|         |   |   |   |   |   |   |    |   |
|---------|---|---|---|---|---|---|----|---|
| index   | 0 | 1 | 2 | 3 | 4 | 5 | 6  | 7 |
| Array A | 1 | 2 | 3 | 1 | 4 | 1 | 6  | 7 |
|         |   |   |   | + |   |   |    |   |
| B       | 1 | 2 | 3 | 1 | 5 | 2 | 6  | 1 |
|         |   |   |   | = |   |   |    |   |
| C       | 2 | 4 | 6 | 2 | 9 | 3 | 12 | 8 |

Addition of the two tables

- Suitable for the SIMD paradigm.
- Well adapted hardware for efficient execution (CPU and GPU vector unit)
- Extensive use in scientific computing (matrices, vectors), graphics (rendering), image and signal processing (filters).

# Task Parallelism




Task parallelism

# Task Parallelism


It is the execution of ind'ependent tasks in a program.

- Examples of ind'ependent tasks?



Task parallelism

# Task Parallelism




Task parallelism

- Examples of ind'ependent tasks?
  - Calls to functions:  **$\mathbf{a} = \mathbf{f}(\mathbf{x}); \mathbf{b} = \mathbf{g}(\mathbf{y});$**

# Task Parallelism

It is the execution of ind'ependent tasks in a program.



Task parallelism


- Examples of ind'ependent tasks?

- Appels aux fonctions:  $\mathbf{a} = \mathbf{f}(\mathbf{x}); \mathbf{b} = \mathbf{g}(\mathbf{y});$  Blocs de code indépendents dans une m<sup>^</sup>eme fonction.



# Task Parallelism

It is the execution of ind'ependent tasks in a program.




Task parallelism

## ■ Examples of ind'ependent tasks?

- Appels aux fonctions:  **$a = f(x)$** ;  **$b = g(y)$** ; Blocs de code indépendents dans une m<sup>^</sup>eme fonction.
- Multiple execution of a m<sup>^</sup>eme program with different parameters (i.e. simulation).

# Task Parallelism

It is the execution of ind'ependent tasks in a program.




Task parallelism

- Examples of ind'ependent tasks?
  - Appels aux fonctions:  **$a = f(x)$** ;  **$b = g(y)$** ; Blocs de code independents dans une m<sup>e</sup>me fonction.
  - Multiple execution of a m<sup>e</sup>me program with different parameters (i.e. simulation).
- Each task can be executed on a separate calculation unit.

# Task Parallelism

It is the execution of ind'ependent tasks in a program.



Task parallelism

## ■ Examples of ind'ependent tasks?


- Appels aux fonctions:  **$a = f(x)$** ;  **$b = g(y)$** ; Blocs de code indépendents dans une m<sup>^</sup>eme fonction.
- Multiple execution of a m<sup>^</sup>eme program with different parameters (i.e. simulation).

## ■ Each task can be executed on a separate calculation unit.

- It is necessary to respect the d'ependences if there are any.

# Task Parallelism

It is the execution of ind'ependent tasks in a program.



## ■ Examples of ind'ependent tasks?

- Appels aux fonctions:  **$a = f(x)$ ;  $b = g(y)$** ; Blocs de code indépendents dans une m<sup>^</sup>eme fonction.
- Multiple execution of a m<sup>^</sup>eme program with different parameters (i.e. simulation).
- Each task can be executed on a separate calculation unit.
- It is necessary to respect the d'ependences if there are any.

# Task Parallelism

- Load balancing?

Task parallelism

```
graph TD; Task1((Task1)) --> Task3((Task3)); Task1 --> Task4((Task4)); Task2((Task2)) --> Task4; Task2 --> Task5((Task5)); Task3 --> Task6((Task6)); Task4 --> Task6; Task5 --> Task6;
```

- université  
PARIS-SACLAY

# Task Parallelism

Task parallelism

A whole field of research  
(scheduling).

Task parallelism

- 1 Introduction
- 2 Parallel computing, why?
- 3 Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 **Architecture Parallel**
- 7 Programming


Around the development of parallel programs





# CPU

"Central Processing Unit, a general computing unit consisting of




Zen 2 architecture

# CPU

"Central Processing Unit, a general computing unit consisting of

- Several execution units (hearts)




Zen 2 architecture

# CPU

"Central Processing Unit, a general computing unit consisting of

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)




Zen 2 architecture

# CPU

"Central Processing Unit, a general computing unit consisting of

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)




Zen 2 architecture

# CPU

"Central Processing Unit, a general computing unit consisting of

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)
- Vector units (AVX2, AVX512, Arm Neon, ...)




Zen 2 architecture

# CPU

"Central Processing Unit, a general computing unit consisting of

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)
- Vector units (AVX2, AVX512, Arm Neon, ...)
- Execution of some threads (1-4) simultaneously




Zen 2 architecture

# CPU

"Central Processing Unit, a general computing unit consisting of

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)
- Vector units (AVX2, AVX512, Arm Neon, ...)
- Execution of some threads (1-4) simultaneously
- Able to exploit parallelism at the instruction level (micro-op buffer, instruction renaming, register renaming, ...)




Zen 2 architecture



# CPU

"Central Processing Unit, a general computing unit consisting of



Zen 2 architecture

- Several execution units (hearts)
- Multiple memory levels (registers, L1, L2, L3, RAM)
- Several execution ports in each core (ALUs, vector units)
- Vector units (AVX2, AVX512, Arm Neon, ...)
- Execution of some threads (1-4) simultaneously
- Able to exploit parallelism at the instruction level (micro-op buffer, instruction renaming, register renaming, ...)
- A considerable part of the circuit is dedicated to ILP +

# GPU

cache

"Graphical Processing Unit", a specific virtual computing unit consisting of

# CPU



The Nvidia Ampere architecture

# GPU

"Graphical Processing Unit", a specific virtual computing unit consisting of

- Multiple execution units (symmetric multiprocessors (SM))



The Nvidia Ampere architecture



- 

# GPU

"Graphical Processing Unit", a specific virtual computing unit consisting of

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM



The Nvidia Ampere architecture

# GPU

"Graphical Processing Unit", a specific virtual computing unit consisting of

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads



The Nvidia Ampere architecture

# GPU

"Graphical Processing Unit", a specific virtual computing unit consisting of

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads
- Large register array (65K)



The Nvidia Ampere architecture



# GPU

"Graphical Processing Unit", a specific virtual computing unit consisting of

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads
- Large register array (65K)
- Very fast thread exchange



The Nvidia Ampere architecture

"Graphical Processing Unit", a specific virtual computing unit consisting of



The Nvidia Ampere architecture

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads Large
- register array (65K)
- Very fast thread exchange
- Most of the circuit is devoted to vector units

# Supercomputer / Cluster

"Graphical Processing Unit", a specific virtual computing unit consisting of



The Nvidia Ampere architecture

- Multiple execution units (symmetric multiprocessors (SM))
- Several memory levels (registers, shared memory, L1, L2, RAM)
- Several large (2-4) vector units (16-32 floats) in each DM
- Execution of hundreds of simultaneous threads
- Large register array (65K)
- Very fast thread exchange
- Most of the circuit is devoted to vector units
- Parallelisation takes the effort

# GPU

A set of machines (CPU+GPU) connected



Jolio Curie supercomputer, 300K  
CPU cores, 1024 GPUs

# Supercomputer / Cluster

A set of machines (CPU+GPU) connected



- Connection by a network with a particular topology (ring, grid, torus, clique, etc.)

Jolio Curie supercomputer, 300K CPU cores, 1024 GPUs

# Supercomputer / Cluster

A set of machines (CPU+GPU) connected



- Connection by a network with a particular topology (ring, grid, torus, clique, etc.)
- Topology-adapted communications libraries

Jolio Curie supercomputer, 300K CPU cores, 1024 GPUs

# Supercomputer / Cluster

A set of machines (CPU+GPU) connected



Joliot Curie supercomputer, 300K CPU cores, 1024 GPUs

- Connection by a network with a particular topology (ring, grid, torus, clique, etc.)
- Topology-adapted communications libraries
- Able to address very large problems

## Supercomputer / Cluster

A set of machines (CPU+GPU) connected



- Connection by a network with a particular topology (ring, grid, torus, clique, etc.)
- Topology-adapted communications libraries
- Able to address very large problems
- Today, at the exaflops scale ( $10^{18}$  floating operations per second)

Jolio Curie supercomputer,  
300K CPU cores, 1024 GPUs






# Shared memory: general characteristics

- All processors can access the memory as a global address space
- Plusieurs processeurs peuvent opérer de façon indépendante mais partagent les mêmes ressources mémoire
- Modifications by a processor in a memory area are visible to all other processors


# Mémoire partagée : Uniform Memory Access (UMA)

- Presented by SMP (Symmetric Multiprocessor) machines Identical
- processors
- Time of access the memory legal for all processors



# Non-Uniform Memory Access (NUMA)

- In most cases physically built by linking two or more SMPs An SMP can directly
- access the memory of another SMP
- All processors do not have an equal access time for all memories Memory
- accesses the memory of another SMP are slower
- If the cache coherence is assured, we speak of cc-NUMA



# Mémoire partagée:

## 1 Benefits:

- The global address space allows a simpler programming from the point of view of memory management
- The sharing of data between threads is fast and uniform gr<sup>^</sup>ace `a proximit<sup>e</sup> de la m<sup>e</sup>moire du CPU

## 2 Inconvénients :


- Lack of scalability between memory and CPUs: adding more CPUs will increase the use of the shared bus and for systems with a coherent cache, it will increase the effort of managing the coherence between the cache and the memory
- It is the programmer's responsibility to make the necessary synchronizations to ensure "correct" accesses to the global memory

# Distributed memory: general characteristics

- Distributed memory do not require a network to ensure the connection between the processors
- Each processor has its own memory and address space
- It is up to the programmer to explicitly indicate how and when the data should ^etre communicated and when the synchronizations between the precessors should ^etre effectu'ees

# Distributed memory: general characteristics

- The network used to transfer data between processors is very varied, it can be as simple as Ethernet



# Mémoire distribuée

## 1 Benefits:

- Memory is scalable with the number of processors
- Chaque processeur accède à la mémoire rapidement sans interférence avec les autres processeurs ni de surcoût additionnel pour maintenir une cohérence globale du cache


## 2 Inconvénients :

- The programmer is responsible for several details associated with data communication between processors
- Il peut être difficile de distribuer des structures de données conçues sur une base de mémoire globale sur cette nouvelle organisation mémoire



# Hybrid memory: general characteristics

- The most efficient machines in the world are machines that use shared and distributed memories
- Les composants à mémoire partagée peuvent être des machines à mémoire partagée ou des GPUs (graphics processing units)
- The processors of a computing node share the same memory space n'ecessitent
- communications to échanger les données entre les noeuds



# Outline

- 1 Introduction
- 2 Parallel computing, why?
- 3 Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel**
- 7 Programming

Around the development of parallel programs



# Parallel programming models

Parallel programming models exist as an abstraction on top of parallel architectures

## 1 Mémoire partagée:

- **Intrinsics** SIMD instructions (Intel SSE2, ARM NEON), low level (**More details in upcoming courses**)
- **Posix Threads** library
- **OpenMP** is based on compiler directives to be played in a sequential code (**More details in the next courses**)
- **CUDA** (**More details in upcoming courses**) **OpenCL**

## 2 Mémoire distribuée:

- Library **sockets**, low level
- **MPI Message Passing Interface** the standard for distributed memory architectures, the parallel code is generally very different from the serial code (**More details in the next courses**)

# Parallel programming models

Parallel programming models exist as an abstraction on top of parallel architectures

## 1 Mémoire partagée:

- **Intrinsics** SIMD instructions (Intel SSE2, ARM NEON), low level (**More details in upcoming courses**)
- **Posix Threads** library
- **OpenMP** is based on compiler directives to be played in a sequential code (**More details in the next courses**)
- **CUDA** (**More details in upcoming courses**) **OpenCL**

## 2 Mémoire distribuée:

- Library **sockets**, low level
- **MPI Message Passing Interface** the standard for distributed memory architectures, the parallel code is generally very different from the serial code (**more than**


**What kind of programming used?**  
**More details in the next courses**




# Thread model

- IEEE POSIX Threads (PThreads)
  - A Standard UNIX API, also exists under Windows
  - More than 60 functions: *pthread create*, *pthread join*, *pthread exit*, ...
- OpenMP
  - A higher level interface, based on
    - compiler directives library
    - functions a runtime
  - An orientation towards high performance computing (HPC) applications

## Fork-join execution model



## Memory model



# Message Passing Interface

- Specification and management by the MPI forum
  - The library provides a set of communication primitives: point-to-point or collective
  - C/C++ and Fortran
- A low-level programming model
  - data distribution and communications must be done manually Primitives are easy to use but the development of parallel programs can be quite difficult
- Communications
  - Point to point (messages between two processors)
  - Collective (messages in groups of processors)



# Scalar product : Séquentiel

```
#include <stdio.h>
#define SIZE 256

int main () {
    double sum , a [ SIZE ] , b [ SIZE ] ;

// Initialization
    sum = 0 ;
    for ( size_t i = 0 ; i < SIZE ; i ++ ) {
        a [ i ] = i * 0.5 ;
        b [ i ] = i * 2.0 ;
    }

// Computation
    for ( size_t i = 0 ; i < SIZE ; i ++ ) sum =
        sum + a [ i ] * b [ i ] ;

    printf ( " sum u=%g\ n" , sum ) ;
    return 0 ;
}
```

# Scalar product: SSE instructions

```
#include <immintrin.h>
#include <iostream>
#include <algorithm>
> #include <numeric>

int main ()
{
    std::size_t const size = 4 * 5;
    std::srand(time(nullptr));
    float *array0 = static_cast< float * > (mm_malloc (size * sizeof (float), 16));
    float *array1 = static_cast< float * > (mm_malloc (size * sizeof (float), 16));
    std::generate(array0, array0 + size, []() { return std::rand() % 10; });
    std::generate(array1, array1 + size, []() { return std::rand() % 10; });

    auto r0 = mm_mul_ps (mm_load_ps (&array0[0]), mm_load_ps (&array1[0]));

    for (std::size_t i = 0; i < size; i += 4)
    {
        r0 = mm_add_ps (r0, mm_mul_ps (mm_load_ps (&array0[i]), mm_load_ps (&array1[i])));
    }

    float tmp[4] attribute((aligned(16)));
    _mm_store_ps (tmp, r0);
    auto res = std::accumulate (tmp, tmp + 4, 0.0f);

    mm_free (array0);
```

# Scalar product : Pthreads

```
#include <stdio.h>
#include <pthread.h>
#define SIZE 256
#define NUM_THREADS 4
#define CHUNK_SIZE/NUM_THREADS

int id [ NUM_THREADS ];
double sum, a [ SIZE ], b [ SIZE ];
pthread_t tid [ NUM_THREADS ];
pthread_mutex_t mutex sum;

void *dot ( void *id ) {
    size_t i;
    int myfirst = *(int *)id * CHUNK;
    int mylast = (*(int *)id + 1) * CHUNK;
    double sumlocal = 0;

    // Computation
    for (i = myfirst; i < mylast; i++) sumlocal = sumlocal + a[i] * b[i];

    pthread_mutex_lock(&mutex sum);
    sum = sum + sumlocal;
    pthread_mutex_unlock(&mutex sum);
    return NULL;
}
```

```
int main () {
    size_t i;

    // Initialization
    sum = 0;
    for (i = 0; i < SIZE; i++) {
        a[i] = i * 0.5;
        b[i] = i * 2.0;
    }

    pthread_mutex_init(&mutex sum, NULL);

    for (i = 0; i < NUM_THREADS; i++) {
        id[i] = i;
        pthread_create(&tid[i], NULL, dot,
                      (void *)&id[i]);
    }

    for (i = 0; i < NUM_THREADS; i++)
        pthread_join(tid[i], NULL);

    pthread_mutex_destroy(&mutex
sum); printf("sum u=%g\n", sum);
    return 0;
}
```



# Scalar product : OpenMP

```
#include <stdio.h>
#define SIZE 256

int main () {
    double sum, a[SIZE], b[SIZE];

// Initialization
    sum = 0;
    for (size_t i = 0; i < SIZE; i++) {
        a[i] = i * 0.5;
        b[i] = i * 2.0;
    }

// Computation
#pragma omp parallel for reduction(+: sum)
    for (size_t i = 0; i < SIZE; i++) {
        sum = sum + a[i]*b[i];
    }

    printf("sum u=%g\n", sum);
    return 0;
}
```

# Scalar product : MPI

```
#include <stdio.h>
#include "mpi.h"
#define SIZE 256

int main ( int argc , char* argv[] ) {
    int numprocs , myrank , myfirst , mylast ;
    double sum , sumlocal , a [ SIZE ] , b [ SIZE ] ;
    MPI_Init (&argc , &argv ) ;
    MPI_Comm_size ( MPI_COMM_WORLD , &numprocs ) ;
    MPI_Comm_rank ( MPI_COMM_WORLD , &myrank ) ;
    myfirst = myrank * SIZE / numprocs ;
    mylast = ( myrank + 1 ) * SIZE / numprocs ;


    // Initialization
    sumlocal = 0. ;
    for ( size_t i = 0 ; i < SIZE ; i++ ) {
        a [ i ] = i * 0.5 ;
        b [ i ] = i * 2.0 ;
    }

    // Computation
    for ( size_t i = myfirst ; i < mylast ; i++ )
        sumlocal = sumlocal + a [ i ] * b [ i ] ;
    MPI_Allreduce (&sumlocal , &sum , 1 , MPI_DOUBLE , MPI_SUM , MPI_COMM_WORLD ) ;

    if ( myrank == 0 )
        printf ( "sum u=%g\n" , sum ) ;
}
```

# Hybrid model

- Several MPI processes, each managing a number of threads
  - Inter-process communication via message sending (MPI)
  - Intra-process (thread) communication via shared memory
- Well suited to hybrid architectures
  - one process per node
  - one thread per core



# Outline

- 1 Introduction
- 2 Parallel computing, why?
- 3 Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel
- 7 Programming

Around the development of parallel programs





# Plan

- 1 Introduction
- 2 Parallel computing, why?
- 3 Concepts of Parallel
- 4 Computing Types of
- 5 Parallelism Parallel
- 6 Architecture Parallel

Programming

## 7 Around the development of parallel programs

# A performance model; the roofline model

La performance qu'on peut atteindre (Gflop/s) est bornée par

**min**

The performance cr^ete of the machine,

The maximum bandwidth  $\times$  operational intensity ,


**the operational intensity** is the number of float operations performed per byte of DRAM transferred

## IV


The maximum bandwidth  $\times$  operational intensity

- depends on the algorithm and the target architecture
- dense matrix-vector product:  $I_{dgemv} \leq \frac{1}{4}$
- Hollow matrix-vector product:  $I_{SpMV} \leq \frac{1}{6}$ , depending on the storage format (CSR here)


# the roofline model: operational intensity



# Performance model for NVIDIA Tesla K40



## What? : Core Optimization



## Performance at the heart

- Reducing cache errors: blocking, tiling, loop ordering, ... Vectorization
- (SSE/AVX units)





# What to do next?

- Identify program **bottlenecks**:
  - to know which parts consume the most running time
  - performance analysis tools can help here ( profilers . . . ) Focus on
  - parallelizing bottlenecks
- Re-structure the program or use/develop another algorithm to reduce the parts that are very slow
- Use existing: optimized parallel software and libraries (IBM's ESSL, Intel's MKL, AMD's AMCL, LAPACK, C++ Parallel STD, . . . )

# Qu'est ce qui doit ^etre considèrè? : quelques éléments

- Data distribution: 1D, 2D, block, block cyclic, tiles ... Granularity
- Communications
- Synchronization
- Overlapping of calculations and communications Load
- balancing between threads and/or processors
- . . .

# References

## **Contact**

Oguz Kaya

Université Paris-Saclay and LRI, Paris, France

[oguz.kaya@lri.com](mailto:oguz.kaya@lri.com)

[www.oguzkaya.com](http://www.oguzkaya.com)