MOS EPROMs

MM1702A 2048-Bit (256 × 8) UV Erasable PROM

General Description

The MM1702A is a 256 word by 8-bit electrically programmable ROM ideally suited for uses where fast turn-around and pattern experimentation are important. The MM1702A undergoes complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.

The MM1702AQ is packaged in a 24-pin dual-in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. The MM1702AD is packaged in a 24-pin dual-in-line package with a metal lid and is not erasable.

The circuitry of the MM1702A is entirely static; no clocks are required.


A pin-for-pin metal mask programmed ROM, the MM1302 is ideal for large volume production runs of systems initially using the MM1702A.

The MM1702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.


Features

- Fast programming—30 seconds for all 2048 bits
- All 2048 bits guaranteed programmable—100% factory tested
- Fully decoded, 256 x 8 organization
- Static MOS—no clocks required
- Inputs and outputs DTL and TTL compatible
- TRI-STATE® output—OR-tie capability
- Simple memory expansion—chip select input lead
- Direct replacement for the Intel 1702A

Block and Connection Diagrams



Dual-In-Line Package



*This pin is the date input land during programming.

Order Number MM1702AQ See NS Package J24CQ

Pin Names

A0-A7	Address Inputs
टड	Chip Select Input
D _{OUT 1} - D _{OUT 8}	Data Outputs

Pin Connections*

MODE/PIN	12	13	14	15	16	22	23
	(V _{CC})	(PROGRAM)	(CS)	(V _{BB})	(V _{GG})	(V _{CC})	(V _{CC})
Read	V _{CC}	V _{CC}	GND	V _{CC}	V _{GG}	V _{CC}	V _{CC}
Programming	GND	Program Pulse	GND	V _{BB}	Pulsed V _{GG} (V _{IL4P})	GND	GND

^{*}The external lead connections to the MM1702A differ, depending on whether the device is being programmed or used in read mode. (See following table.) In the programming mode, the data inputs are pins 4-11 respectively.

Absolute Maximum Ratings (Note 1)

Storage Temperature -65°C to $+125^{\circ}\text{C}$ Power Dissipation 2W

Read Operation
Input Voltages and Supply Voltages with +0.5V to -20V

Respect to V_{CC}

Program Operation
Input Voltages and Supply Voltages with

-48V

Respect to V_{CC}

Lead Temperature (Soldering, 10 seconds)

300°C

Read Operation DC Characteristics

 $T_A = 0^{\circ}\text{C}$ to +70°C, $V_{CC} = +5V \pm 5\%$, $V_{DD} = -9V \pm 5\%$, $V_{GG} = -9V \pm 5\%$, unless otherwise noted. Typical values are at nominal voltages and $T_A = 25^{\circ}\text{C}$. (Note 2)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I _{L1}	Address and Chip Select Input Load Current	V _{IN} = 0.0V			1	μΑ
ILO	Output Leakage Current	$V_{OUT} = 0.0V$, $\overline{CS} = V_{CC} - 2$]		.1	μΑ
t _{DDO}	Power Supply Current	$V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{ mA, } T_A = 25^{\circ}\text{C,}$ (Note 2)		5	10	mA ,
looi	Power Supply Current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 2, \text{I}_{\text{OL}} = 0.0 \text{ mA},$ $\text{T}_{\text{A}} = 25^{\circ}\text{C}$		35	50	mA
I _{DD2}	Power Supply Current	$\overline{\text{CS}} = 0.0$, $I_{\text{OL}} = 0.0 \text{ mA}$, $T_{\text{A}} = 25^{\circ}\text{C}$]	32	46	mA
IDD3	Power Supply Current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 2, \text{I}_{\text{OL}} = 0.0 \text{ mA},$ $\text{T}_{\text{A}} = 0^{\circ}\text{C}$		38.5	60	mA
I _{CF1}	Output Clamp Current	$V_{OUT} = -1.0V, T_A = 0^{\circ}C$		8	14	mA
I _{CF2}	Output Clamp Current	$V_{OUT} = -1.0, T_A = 25^{\circ}C$			13	mA
I_{GG}	Gate Supply Current				1	μΑ
VILI	Input Low Voltage for TTL Interface		-1.0		V _{cc} -4.1	. V
V_{1L2}	Input Low Voltage for MOS Interface		V _{DD}		V _{cc} -6	V
V _{IH}	Address and Chip Select Input High Voltage	W.	V _{cc} -2		V _{CC} +0.3	V
I _{OL}	Output Sink Current	V _{OUT} = 0.45V	1.6	4		mA
I _{OH}	Output Source Current	$V_{OUT} = 0.0V$	-2.0			mA
VoL	Output Low Voltage	I _{OL} = 1.6 mA	•	− 0.7	0.45	٧
VoH	Output High Voltage	$I_{OH} = -100\mu A$	3.5	4.5		V

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Note 2: Power-Down Option: VGG may be clocked to reduce power dissipation. The average IDD will vary between IDD0 and IDD1 depending

on the VGG duty cycle (see typical characteristics). For this option, please specify MM1702AL.

Read Operation AC Characteristics

 $T_A = 0^{\circ}$ C to +70°C, $V_{CC} = +5V \pm 5\%$, $V_{DD} = -9V \pm 5\%$, $V_{GG} = -9V \pm 5\%$, unless otherwise noted.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Freq.	Repetition Rate			1	MHz
t _{OH}	Previous Read Data Valid			100	ns
tACC	Address to Output Delay		0.7	1	μς
tDVGG	Clocked V _{GG} Set-Up (Note 1)	1			μs
tcs	Chip Select Delay			100	ns
tco	Output Delay From CS			900	. ns
t _{OD}	Output Deselect			300	ns
t _{oHC}	Data Out Hold in Clocked V _{GG} Mode (Note 1)			5	μς


Capacitance Characteristics T_A = 25°C (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
CIN	Input Capacitance	All Unused	V _{IN} = V _{CC}		8	15	ρF
Cour	Output Capacitance	Pins Are	CS = V _{CC}		10	15	рF
C _{VGG}	V _{GG} Capacitance (Note 1)	At ac Ground	$V_{OUT} = V_{CC}$ $V_{GG} = V_{CC}$			30	pF

Note 3: This parameter is periodically sampled and is not 100% tested.


Read Operation Switching Time Waveforms

(a) Constant VGG Operation



Conditions of Test: Input pulse amplitudes: 0-4V, t_s , $t_g \le 50$ ns. Output lead is 1 TTL gate; measurement TTL

(b) Power-Down Option (Note 1)



Note 1: The output will remain valid for topic as long as clocked V_{GG} is at V_{GC}. An addiess change may occur as soon as the output is sensed (clocked V_{GG} may still be at V_{CC}). Data becomes impaired for the aid address when clocked V_{GG} is at returned to.

Note 2: If $\overline{\text{CS}}$ makes a transition from V_{IL} to V_{IH} while clocked V_{GG} is at V_{GG} , the deselection of output occurs at t_{GG} as shown in static operation with constant V_{GG}

Programming Operation DC Characteristics

 $T_A = 25^{\circ}$ C, $V_{CC} = 0$ V, $V_{BB} = 12$ V $\pm 10\%$, $\overline{CS} = 0$ V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ILITE	Address and Data Input Load Current	V _{IN} = -48V			10	mA
I _{LI2P}	Program and V _{GG} Load Current	V _{IN} = -48V			10	· mA
IBB	V _{BB} Supply Load Current	(Note 5)		10	100	mA
IDDP	Peak I _{DD} Supply Load Current	$V_{DD} = V_{PROG} = -48V$ $V_{GG} = -35V$ (Note 4)		200	300	mA
VIHP	Input High Voltage				0.3	V
V _{IL1P}	Pulsed Data Input Low Voltage		−46		-48	·V
VIL2P	Address Input Low Voltage		-40		−48	V
V _{IL 3P}	Pulsed Input Low V _{DD} and Program Voltage		−46	,	−48	* V
V _{IL4P}	Pulsed Input Low V _{GG} Voltage		-35		-40	V

Note 4: I_{DDP} flows only during V_{DD} , V_{GG} on time, I_{DDP} should not be allowed to exceed 300 mA for greater than 100 μ s. Average power supply current I_{DDP} is typically 40 mA at 20% duty cycle.


Note 5: The VBB supply must be limited to 100 mA max current to prevent damage to the device.

Programming Operation AC Characteristics $T_A = 25^{\circ}C$, $V_{CC} = 0V$, $V_{BB} = 12V \pm 10\%$, $\overline{CS} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Duty Cycle (V _{DD} , V _{GG})				20	%
t _{¢PW}	Program Pulse Width	$V_{GG} = -35V$, $V_{DD} = V_{PROG} = -48V$			3	ms
tow	Data Set-Up Time	•	25			μs
t _{DH}	Data Hold Time		10			μs
t _{vw}	V _{DD} , V _{GG} Set-Up		100			μs
t∨□	V _{DD} , V _{GG} Hold		10		100	μs
t _{ACW}	Address Complement Set-Up	(Note 6)	25			μs
t _{ACH}	Address Complement Hold	(Note 6)	25			μς
t _{ATW}	Address True Set-Up	1.6	10			μs
t _{ATH}	Address True Hold		10			μs


Note 6: All 8 address bits must be in the complement state when pulsed VDD and VGG move to their negative levels. The addresses (0-255) must be programmed as shown in the timing diagram until data reads true, then over-programmed 4 times that amount. (Symbolized by x + 4x.)


Programming Operation Switching Time Waveforms





Conditions of Fest.
Input pulse rise and lati times __lus


Typical Performance Characteristics

















Operation of the MM1702A in Program Mode

Initially, all 2048 bits of the ROM are in the "0" state (output low). Information is introduced by selectively programming "1's" (output high) in the proper bit locations.

Word address selection is done by the same decoding circuitry used in the READ mode (see table for logic levels). All 8 address bits must be in the binary complement state when pulsed V_{DD} and V_{GG} move to their negative levels. The addresses must be held in their binary complement state for a minimum of $25\mu s$ after V_{DD} and V_{GG} have moved to their negative levels. The addresses must then make the transition to their true state a

minimum of 10µs before the program pulse is applied. The addresses should be programmed in the sequence 0–255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (-48V) will program a "1" and a high data input level (ground) will leave a "0" (see table on page 4-4). All eight bits of one word are programmed simultaneously be setting the desired bit information patterns on the data input terminals.

During the programming, V_{GG} , V_{DD} and the Program Pulse are pulsed signals.

MM1702A Erasing Procedure

The MM1702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537Å. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W sec/cm². Examples of ultraviolet sources which can erase the MM1702A in 10 to 20 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used with-

out short-wave filters, and the MM1702A to be erased should be placed about one inch away from the lamp tubes. There exists no absolute rule for erase time. Establish a worst case time required with the equipment. Then over-erase by a factor of 2, i.e., if the device appears erased after 8 minutes, continue exposure for an additional 16 minutes for a total of 24 minutes. (May be expressed as x + 2x.)