TBP18S030, TBP18SA030 256 BITS (32 WORDS BY 8 BITS) PROGRAMMABLE READ-ONLY MEMORIES


SDMS024 – SEPTEMBER 1979 – REVISED AUGUST 1984

- Titanium-Tungsten (Ti-W) Fuse Link for Reliable Low-Voltage Full Family Compatible Programming
- Full Decoding and Fast Chip Select Simplify System Design
- P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:
 Microprogramming/

Microprogramming/Firmware Loaders Code Converters/Character Generators Translators/Emulators Address Mapping/Look-Up Tables

Choice of 3-State or Open-Collector Outputs

TBP18SA030, TBP18S030 . . . J OR N PACKAGE (TOP VIEW)



description

These monolithic TTL programmable read-only memories (PROMs) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in 20 microseconds. The Schottky-clamped versions of these PROMs offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROMs are supplied with a low-logic level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs that have never been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.


A low level at the chip-select input(s) enables each PROM. The opposite level at any chip-select input causes the outputs to be off.


The three-state output offers the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull up.

A MJ suffix designates full-temperature circuits (formerly 54 Family) and are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. A J or N suffix designates commercial-temperature circuits (formerly 74 Family) and are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.


SDMS024 - SEPTEMBER 1979 - REVISED AUGUST 1984

logic symbol





schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage (see Note 1) | |
|---------------------------------------|---|
| | 5.5V |
| Off-state output voltage | 5.5V |
| Operating free-air temperature range: | Full-temperature-range circuits—55°C to 125°C |
| | Commercial-temperature-range circuits 0°C to 70°C |
| Storage temperature range | |

recommended conditions for programming TBP18S', TBP18SA PROMs

| | | MIN | NOM | MAX | UNIT |
|---|----------------------------|------|-------------|------|------|
| Supply voltage, VCC (see Note 1) | Steady state | 4.75 | 5 | 5.25 | |
| | Program pulse | 9 | 9.25 | 9.5 | \ |
| Input voltage | High level, VIH | 2.4 | | 5 | · |
| mpat voitage | Low level, V _{IL} | 0 | | 0.5 | \ |
| Termination of all outputs except the one to be programmed | | Se | e load cire | cuit | |
| remination of an outputs except the one to be programmed | | | (Figure 1) | | |
| Voltage applied to output to be programmed, VO(pr) (see Note 2) | | 0 | 0.25 | 0.3 | V |
| Duration of V _{CC} programming pulse X (see Figure 2 and Note 3) | | 15 | 25 | 100 | μs |
| Programming duty cycle for Y pulse | | | 25 | 35 | % |
| Free-air temperature | | 20 | 25 | 30 | °C |

NOTES: 1. Voltage values are with respect to network ground terminal. The supply voltage rating does not apply during programming.


2. The TBP18S030, TBP18SA030 are supplied with all bit locations containing a low logic level, and programming a bit changes the output of the bit to high logic level.



SDMS024 - SEPTEMBER 1979 - REVISED AUGUST 1984

programming procedure

- 1. Apply steady-state supply voltage (V_{CC} = 5 V) and address the word to be programmed.
- 2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
- 3. If the bit requires programming, disable the outputs by applying a high-logic level voltage to the chip-select input(s).
- 4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through 3.9 k Ω and apply the voltage specified in the table to the output to be programmed. Maximum current into the programmer output is 150 mA.
- 5. Step V_{CC} to 9.25 nominal. Maximum supply current required during programming is 750 mA.
- Apply a low-logic-level voltage to the chip-select input(s). This should occur between 1 μs and 1 ms after V_{CC}
 has reached its 9.25 level. See programming sequence of Figure 2.
- 7. After the X pulse time is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
- 8. Within the range of 1 μ s to 1 ms after the chip-select input(s) reach a high logic level, V_{CC} should be stepped down to 5 V at which level verification can be accomplished.
- 9. The chip-select input(s) may be taken to a low logic level (to permit program verification) 1 μ s or more after V_{CC} reaches its steady-state value of 5 V.
- At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a bit.
- Verify accurate programming of every word after all words have been programmed using V_{CC} values of 4.5 and 5.5 volts.



LOAD CIRCUIT FOR EACH OUTPUT NOT BEING PROGRAMMED OR FOR PROGRAM VERIFICATION

FIGURE 1 - LOAD CIRCUIT




FIGURE 2 - VOLTAGE WAVEFORMS FOR PROGRAMMING



TBP18S030, TBP18SA030 256 BITS (32 WORDS BY 8 BITS) PROGRAMMABLE READ-ONLY MEMORIES

SDMS024 - SEPTEMBER 1979 - REVISED AUGUST 1984

recommended operating conditions (see Note 4)

| PARAMETER | T | UNIT | | | | |
|------------------------------------|------|------|-----|-------------|------------|--|
| PARAMETER | | MIN | NOM | MAX | ONII | |
| C. A. Jakana V. | MJ | 4.5 | 5 | 5.5 | V | |
| Supply voltage, V _{CC} | J, N | 4.75 | 5 | 5.25 |] ' | |
| | MJ | | | -2 | A | |
| High-level output current, IOH | J,N | | | —6.5 | — mA | |
| Low-level output current, IOL | | | | 20 | mA | |
| | MJ | 55 | | 125 | - °C | |
| Operating free-air temperature, TA | J ,N | 0 | | 70 |] | |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

| | PARAMETER | TEST CONDITIONS | | FULL TEN (MJ) | 1P | C | MP | UNIT | |
|-----------------|---|---|-------|------------------|------------|-------------------|-------------|-------|----|
| | TANAMETER | (10) 00/12/110/10 | MIN | | | (J,N) MIN TYP‡ | | MAX | |
| VIН | High-level input voltage | | 2 | | - 1100 | 2 | | | V |
| VIL | Low-level input voltage | | | | 8.0 | | | 0.8 | V |
| VIK | Input clamp voltage | V _{CC} = MIN, I _I = —18 n | ıΑ | | -1.2 | | | -1.2 | V |
| Voн | High-level output voltage | V _{CC} = MIN, V _{IH} = 2V, V _{IL} = 0.8V, I _{OH} = MA | x 2.4 | 3.4 | | 2.4 | 3.2 | | V |
| V _{OL} | Low-level output voltage | V _{CC} = MIN, V _{IH} = 2V, V _{IL} = 0.8V, I _{OL} = MAX | (| | 0.5 | | | 0.5 | V |
| lozн | Off-state output current, high-level voltage applied | V _{CC} = MAX, V _{IH} = 2 V, V _O = 2.4 V | | | 50 | | | 50 | μΑ |
| lozl | Off-state output current, low-level voltage applied | V _{CC} = MAX, V _{IH} = 2 V, V _O = 0.5 V | | | —50 | | 1 1 3 1 1 1 | 50 | μΑ |
| 11 | Input current at maximum input voltage | V _{CC} = MAX, V _I = 5.5 V | | | 1 | | | 1 | mA |
| ΊΗ | High-level input current | V _{CC} = MAX, V _I = 2.7 V | | | 25 | | | 25 | μΑ |
| ΙιL | Low-level input current | V _{CC} = MAX, V _I = 0.5 V | | | -0.25 | | | -0.25 | mA |
| los | Short-circuit output current§ | V _{CC} = MAX, | -30 | | -100 | -30 | | -100 | mA |
| lcc | Supply current | V _{CC} = MAX, Chip select(s) at 0 V, Outputs open, See Note 5 | | 80 | 110 | | 80 | 110 | mA |

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

| ТҮРЕ | TEST CONDITIONS | ^t a(A) ACCESS TIME FROM ADDRESS | | 1 | ta(S) ACCESS TIME FROM CHIP SELECT (ENABLE TIME) | | | ^t dis DISABLE TIME FROM HIGH OR LOW LEVEL | | | |
|-------------|---|--|------|-----|--|------------------|-----|--|------|-----|----|
| | | MIN | TYP‡ | MAX | MIN | TYP [‡] | MAX | MIN | TYP‡ | MAX | |
| TBP18S030MJ | $C_L = 30 \text{ pF for}$ $t_{a(A)} \text{ and } t_{a(S)}$ | | 25 | 50 | | 12 | 30 | | 8 | 30 | ns |
| TBP18S030 | 5 pF for t _{dis} , See Note 6 | | 25 | 40 | | 12 | 25 | | 8 | 20 | ns |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^{5.} The typical values of ICC are with all outputs low.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTES: 4. MJ designates full-temperature circuits (formerly 54 Family), J and N designate commercial-temperature circuits (formerly

SDMS024 - SEPTEMBER 1979 - REVISED AUGUST 1984

recommended operating conditions (see Note 4)

| DADAMET | TI | LIBUT | | | |
|------------------------------------|------|------------|-----|------|-----|
| PARAMET | MIN | NOM | MAX | UNIT | |
| Summit violations VIII | MJ | 4.5 | 5 | 5.5 | V |
| Supply voltage, V _{CC} | J, N | 4.75 | 5 | 5.25 | , , |
| High-level output voltage, VOH | | | | 5.5 | V |
| Low-level output current, IOL | | | | 20 | mA |
| Operating free pintermounture T. | MJ | —55 | | 125 | 00 |
| Operating free-air temperature, TA | J, N | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST | CONDITIONS | MIN | TYP [‡] | MAX | UNIT |
|-----------------|--|---|--|-----|------------------|-----------|------|
| VIH | High-level input voltage | | | 2 | | | V |
| V _{IL} | Low-level input voltage | | | | | 0.8 | V |
| VIK | Input clamp voltage | V _{CC} = MIN, | l _l = —18mA | | | —1.2 | V |
| Юн | High-level output current | V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V | V _{OH} = 2.4 V V _{OH} = 5.5 V | | | 50 100 | μΑ |
| VOL | Low-level output voltage | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 2 V, I _{OL} = MAX | | | 0.5 | ٧ |
| 1 | Input current at maximum input voltage | V _{CC} = MAX, | V ₁ = 5.5 V | | | 1 | mA |
| ۱н | High-level input current | V _{CC} = MAX, | V ₁ = 2.7 V | | | 25 | μΑ |
| 1 L | Low-level input current | V _{CC} = MAX, | V _I = 0.5 V | | | -0.25 | mA |
| lcc | Supply current | V _{CC} = MAX, Chip select(s) at 0 See Note 5 | V, Outputs open, | | 80 | 110 | mA |

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

| ТҮРЕ | TEST CONDITIONS | ACCI | t(A) ACCESS TIME FROM ADDRESS | | t _a (S) ACCESS TIME FROM CHIP SELECT (ENABLE TIME) | | | tPLH PROPAGATION DELAY TIME, LOW-TO-HIGH-LEVEL OUTPUT FROM CHIP SELECT (DISABLE TIME) | | | UNIT |
|--------------|---|------|-------------------------------------|-----|---|------------------|-----|---|------|-----|------|
| | | MIN | TYP [‡] | MAX | MIN | TYP [‡] | MAX | MIN | TYP‡ | MAX | |
| TBP18SA030MJ | $C_L = 30pF,$ $R_{L1} = 300 \Omega,$ | | 25 | 50 | | 12 | 30 | | 12 | 30 | ns |
| TBP18SA030 | $R_{L2} = 600 \Omega$, See Note 6 | | 25 | 40 | | 12 | 25 | | 12 | 25 | ns |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- 5. The typical values of ICC are with all outputs low.
- 6. Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTES: 4. MJ designates full-temperature circuits (formerly 54 Family), J and N designate commercial-temperature circuits (formerly 74 Family)



PACKAGE OPTION ADDENDUM

28-Feb-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins F | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|--------|----------------|-------------------------|------------------|------------------------------|
| JBP18S030MJ | ACTIVE | CDIP | J | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| JBP18S030MW | ACTIVE | CFP | W | 16 | 1 | None | Call TI | Level-NC-NC-NC |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated