Am2907/Am2908

Quad Bus Transceivers with Interface Logic

DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus-transceiver
- D-type driver register with open-collector bus driver output can sink 100mA at 0.8V max.
- Internal 4-bit odd parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- Am2907 has 2.0V input receiver threshold: Am2908 is "DECQ or LSI-II bus compatible" with 1.5V receiver threshold

GENERAL DESCRIPTION

The Am2907 and Am2908 are high-performance bus transceivers intended for bipolar or MOS microprocessor system applications. The Am2908 is Digital Equipment Corporation "Q or LSI-II bus compatible" while the Am2907 features a 2.0V receiver threshold. These devices consist of four Dtype edge-triggered flip-flops. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches, that feature three-state outputs. The devices also contain a four-bit odd parity checker/generator.

These LSI bus transceivers are fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.


The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the Ai data into this driver register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in Dtype latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have threestate outputs and are controlled by a buffered common three-state control (OE) input. When OE is HIGH, the receiver outputs are in the high-impedance state.

The Am2907 and Am2908 feature a built-in four-bit odd parity checker/generator. The bus enable input (BE) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When BE is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.


The Am2907 has receiver threshold typically of 2.0V while the Am2908 threshold is typically 1.5V. www.Datasheethil.com

BLOCK DIAGRAM



CONNECTION DIAGRAM Top View


D-20-1




Note: Pin 1 is marked for orientation

LOGIC SYMBOL


METALLIZATION AND PAD LAYOUT





ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Device type

Quad Bus Transceivers

Valid Cor	nbinations
Am2907 Am2908	PC DC, DCB, DM, DMB FM, FMB XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

Pin No.	Name	1/0	Description
3, 7 13, 17	A ₀ , A ₁ A ₂ , A ₃	1	The four driver register inputs.
19	DRCP	1	Driver Clock Pulse: Clock pulse for the driver register.
9	BE	1	Bus Enable. When the Bus Enable is HIGH. The four drivers are in the high impedance state.
4 6 14 16	BUS ₀ , BUS ₁ , BUS ₂ , BUS ₃	1/0	The four driver outputs and receiver inputs (data is inverted).
2, 8, 12, 18	R ₀ , R ₁ , R ₂ , R ₃	0	The four receiver outputs. Data from the bus is inverted while data from the A inputs is non-inverted.
1	RLE	0	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
10	ODD	0	Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.
11	ŌĒ	1	Output Enable. When the OE input is HIGH, the four three-state receiver outputs are in the high-impedance state.


TRUTH TABLE

	II	IPUTS			INTERNAL TO DEVICE		BUS	ОПТРИТ	
Ai	DRCP	BE	RLE	ŌĒ	Dį	Qį	Bi	Ri	FUNCTION
X	×	Н	Х	х	Х	х	Н	×	Driver output disable
Х	×	Х	X	Н	Х	х	Х	Z	Receiver output disable
X	×	H	L L	L	X	L H	L	H	Driver output disable and receive data via Bus input
X	×	х	Н	х	х	NC	Х	х	Latch received data
L	† †	X	X	X	L H	X	X	X X	Load driver register
X	L	X	X	X	NC NC	×	X	×	No driver clock restrictions
X	×	L	Х	Х	Н	Х	L	X	Drive Bus

H = HIGH Z = HIGH Impedance X = Don't care i = 0, 1, 2, 3 L = LOW NC = No change t = LOW to HIGH transition

PARITY OUTPUT FUNCTION TABLE

BĚ	ODD PARITY OUTPUT						
L	$ODD = A_0 \oplus A_1 \oplus A_2 \oplus A_3$						
н	$ODD = Q_0 \oplus Q_1 \oplus Q_2 \oplus Q_3$						



AF001000

The Am2907 can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.

ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits ality of the device is quaranteed.	over which the function

DC CHARACTERISTICS over operating range unless otherwise specified


Parameters	Description	Test Con	Min	Typ (Note 1)	Max	Unite		
	D- actives	V _{CC} = MIN	MIL: IOH	= 1.0mA	2.4	3.4		
VoH	Receiver Output HIGH Voltage	VIN = VIL or VIH	COM'L:lc	H = -2.6mA	2.4	3.4		Volts
	Parity	Vcc = MIN, IoH = -	560μA	MIL	2.5	3.4		Volts
Voн	Output HIGH Voltage	VIN = VIH or VIL		COM'L	2.7	3.4		
			I _{OL} = 4m	A		0.27	0.4	
VOL	Output LOW voltage	V _{CC} = MIN	IOL = 8m	A		0.32	0.45	Volts
	(Except Bus)	VIN = VIL OF VIH	VIN = VIL or VIH OL = 12mA Guaranteed input logical HIGH or all inputs Guaranteed input logical LOW or all inputs	nA		0.37	0.5	
VIH	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs			2.0			Volts
	Input LOW Level	Guaranteed input logical LOW for all inputs		MIL			0.7	
VIL	(Except Bus)(COM'L			0.8	Volt
VI	Input Clamp Voltage (Except Bus)	V _{CC} = MIN, i _{IN} = -18mA			,		-1.2	Volt
I _{IL}	Input LOW Current (Except Bus)	V _{CC} = MAX, V _{IN} = 0	.4V				-0.36	mA
¹ ін	Input HiGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 2	.7V				20	μА
lį	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 5	.5V				100	μА
Isc	Output Short Circuit Current (Except Bus)	V _{CC} = MAX			~12		-65	mA
				Am2907		75	110	mA
loc	Power Supply Current	V _{CC} = MAX, All inpo	IIS = GND	Am2908		80	120	100
	Off-State Output Current	V _{CC} = MAX	V _O = 2.4	V			20	μΑ
Ю	(Receiver Outputs)	ACC IMIVA	$V_0 = 0.4$	٧			-20	

BUS INPUT/OUTPUT CHARACTERISTICS over operating temperature range


Parameters	Description	ption Test Conditions (Note 2)				Typ (Note 1)	Max	Units
			I _{OL} = 40mA			0.32	0.5	
VOL	Bus Output LOW Voltage	V _{CC} = MIN	1 _{OL} = 70mA			0.41	0.7	Volts
- 02	,		I _{OL} = 100mA			0.55	0.8	1
			V _O = 0.4V				-50	
lo	Bus Leakage Current	V _{CC} = MAX	4.514	MIL			200	μA
-	,	V _O = 4.5V	V 4 EV	COM'L	\perp		100	
IOFF	Bus Leakage Current (Power Off)	V _O = 4.5V			T		100	μΑ
	-			MIL	2.4	2.0		
.,	Description Heart WIGH Threshold	Bus Enable = 2.4V	Am2907	COM'L	2.3	2.0		Volts
VTH	Receiver Input HIGH Threshold	BUS CHADIO - 2.44		MIL	1.9	1.5		1 '
	'		Am2908	COM'L	1.7	1.5		1
			1	MIL		2.0	1.5	
			Am2907	COM'L		2.0	1.6	1
VTL	Receiver Input LOW Threshold	Bus Enable = 2.4V		MIL		1.5	1.1	Volts
	1	Am2908		COM'L		1.5	1.3	1
V _I	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -10	8mA	1		1	-1.2	Volts

TYPICAL PERFORMANCE CURVES


Bus Output Low Voltage Versus Ambient Am2907 Receiver Threshold Variation Temperature



Versus Ambient Temperature




Am2908 Receiver Threshold Variation Versus Ambient Temperature



OP001420

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			C	OMMERCI Am2907	AL		MILITARY Am2907	7	-
				Am2907	_	Am2907			4
Parameters	Description	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
tpHL	Driver Clast (DDCD) to Bug			21	36		21	40	ns
tPLH	Driver Clock (DRCP) to Bus	C _L (BUS) = 50 pF	L	21	36		21	40	
t _{PHL}	Bus Enable (BE) to Bus	R _L (BUS) = 50 Ω		13	23		13	26	ns
t _{PLH}				13	23		13	26	
ts	Data Japanta		15		<u> </u>	18			ns
th	- Data Inputs		7.0		L	8.0			
tpw	Clock Pulse Width (HIGH)		25		L.,	28			ns
t _{PLH}	Bus to Receiver Output			18	34		18	37	ns
tPHL .	(Latch Enabled)			18	34		18	37	
tPLH	Latch Enable to Receiver Output		L	21	34		21	37	ns
t _{PHL}		C _L = 15 pF R _L = 2.0 kΩ		21	34	<u> </u>	21	37	
t _s	Bus to Latch Enable (RLE)	R _L = 2.0 kΩ	18			21			ns
th	Bus to Laten Enable (HLE)		5.0		<u> </u>	7.0			
t _{PLH}	Data to Odd Parity Out			21	36		21	40	ns
tPHL	(Driver Enabled)			21	36	L	21	40	
tpLH	Bus to Odd Parity Out			21	36	L.,	21	40	l ns
[†] PHL	(Driver Inhibit)			21	36		21	40	
tPLH	Latch Enable (RLE) to Odd			21	36		21	40	ns
tpHL	Parity Output			21	36		21	40	
tzH	00			14	25	<u> </u>	14	28	ns
t _{ZL}	Output Control to Output			14	25		14	28	
tHZ		C _L = 5.0 pF R _L = 2.0 kΩ		14	25		14	28	l ns
tı z	Output Control to Output	$R_L = 2.0 \text{ k}\Omega$		14	25		14	28	l "

Notes:


Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			C	MMERCI	AL				
				Am2908		Am2908			
Parameters	Description	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
[†] PHL	Driver Clock (DRCP) to Bus			21	36		21	40	ns
tpLH	Driver Clock (DACP) to Bus		L	21	36		21	40	
tpHL	Bus Enable (BE) to Bus			13	23		13	26	ns
t _{PLH}		C _L (BUS) = 50 pF		13	23		13	26	
tr	Bus Output Rise Time	R _L (BUS): 91 Ω to V _{CC}	7	10		5	10		ns
tį	Bus Output Fall Time Data Inputs	200 Ω to GND	4	6		3	6		
ts			15			18			ns
th	Data inputs		7.0			8.0	L .		
tpw	Clock Pulse Width (HIGH)		25			28			ns
t _{PLH}	Bus to Receiver Output			18	35		18	38	ns
t _{PHL}	(Latch Enabled) Latch Enable to Receiver Output	C _L = 50 pF R _L = 2.0 kΩ		18	35		18	38	ns
t _{PLH}				21	35		21	38	
t _{PHL}	Laten Enable to Receiver Output	$R_L = 2.0 \text{ k}\Omega$		21	35		21	38	
ts	Bus to Latch Enable (RLE)		18		1	21			ns
th	Bus to Later Enable (NLE)		5.0			7.0			
t _{PLH}	Data to Odd Parity Out			21	36		21	40	ns
tpHL	(Driver Enabled)			21	36		21	40	
tpLH	Bus to Odd Parity Out			21	36		21	40	ns
tpHL	(Driver Inhibit)	C _L = 15 pF R _L = 2.0 kΩ		21	36		21	40	
tpLH	Latch Enable (RLE) to Odd Parity Output	R _L = 2.0 kΩ		21	36		21	40	ns
t _{PHL}				21	36	<u> </u>	21	40	
^t zH	Outrast Control to Outrast			14	25		14	28	ns
tZL	Output Control to Output			14	25		14	28	
tHZ	Course Control to Cutnut	C _L = 5.0 pF R _L = 2.0 kΩ		14	25	L	14	28	ns
t _{LZ}	Output Control to Output	$R_L = 2.0 \text{ k}\Omega$		14	25		14	28	


Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.


SWITCHING WAVEFORMS



INPUT SET-UP AND HOLD TIMES.

SWITCHING TEST CIRCUIT







Am2907
DRIVER SWITCHING TEST CIRCUIT

Am2908
DRIVER SWITCHING TEST CIRCUIT


SWITCHING TEST CIRCUIT



Note: C_L = 15pF for Am2907 C_L = 50pF for Am2908 Am2907/08 RECEIVER SWITCHING TEST CIRCUIT.



LOAD FOR RECEIVER TRI-STATE TEST





LOAD FOR PARITY OUTPUT

05399A

5


SWITCHING WAVEFORMS






DRIVER CLOCK (DRCP) TO BUS

BUS ENABLE (BE) TO BUS






BUS TO RECEIVER OUTPUT (LATCH ENABLED)

LATCH ENABLE TO RECEIVER OUTPUT

SWITCHING WAVEFORMS



RECEIVER TRI-STATE WAVEFORMS