Am93L412/93L422

256 x 4-Bit Low-Power TTL Bipolar IMOX™ RAM

DISTINCTIVE CHARACTERISTICS

- High-speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs or with open-collector outputs
- Power dissipation decreases with increasing temperature

GENERAL DESCRIPTION

The Am93L412/L422 is comprised of 1024-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in high-speed control and buffer memory applications. Each memory is organized as a fully decoded 256-word memory of four bits per word. Easy memory expansion is provided by an active-LOW chip select one (CS_1) and active HIGH chip select two (CS2) as well as open collector OR tieable outputs (Am93L412) or three-state outputs (Am93L422).

An active-LOW write line (\overline{WE}) controls the writing/reading operation of the memory. When the chip select one ($\overline{CS_1}$) and write line (\overline{WE}) are LOW and chip select two ($\overline{CS_2}$) is HIGH, the information on data inputs ($\overline{D_0}$ through $\overline{D_3}$) is written into the addressed memory word and preconditions

the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one (CS₁) LOW and the chip select two (CS₂) HIGH and the write line (WE) HIGH and with the output enable (OE) LOW. The information stored in the addressed word is read out on the noninverting outputs (O₀ through O₃).

The outputs of the memory go to an inactive high-impedance state whenever chip select one $(\overline{CS_1})$ is HIGH, chip select two (CS2) is LOW, output enable (\overline{OE}) is HIGH, or during the writing operation when write enable (\overline{WE}) is LOW.

BLOCK DIAGRAM

0₀ 0₁ 0₂ 0₃ CS₁ DATA INPUT CONTROL O₀ A₁ A₂ A₃ A₄ O₂ A₄ A₇ A₇ A₇ A₈ O₂ O₃ O₄ O₅ O₇ O₇ O₇ O₇ O₇ O₈ O₈ O₈ O₉ O₉

MODE SELECT TABLE

| | | | Input | | | Output | |
|---|------------------------------------|-----|-------|-------------------|-----|------------------|-------------------------------|
| Ì | CS ₂ CS ₁ WE | | WE | OE D _n | | On | Mode |
| ١ | L | Х | Х | Х | Х | *Hi-Z | Not Select |
| ļ | Х | Н | Х | Х | X | *Hi-Z | Not Select |
| | H | L | Н | Ι | Х | *Hi-Z | Output Disable |
| | н | L | Н | ال | х | Selected Data | Read Data |
| Į | Н | L | L | Х | L | *Hi-Z | Write "0" |
| l | Н | L | L | Х | H | *Hi-Z | Write "1" |
| | н | L | L | Н | L | Hi-Z | Write "0" Out- put Disable |
| | н | L | L | н | н | Hi-Z | Write "1" Out- put Disable |
| | H = H | IGH | | L = | LOW | Х | = Don't Care |

*Hi-Z implies outputs are disabled or off. This condition is defined as a high-impedance state for the Am93L422A/L422 and as output high level for the Am93L412A/L412.

PRODUCT SELECTOR GUIDE


| Open-Collector Part Number | Am93L412A | Am93L412A | Am93L412 | Am93L412 |
|-------------------------------|-----------|-----------|----------|----------|
| Three-State Part Number | Am93L422A | Am93L422A | Am93L422 | Am93L422 |
| Access Time | 45 ns | 55 ns | 60 ns | 75 ns |
| Temperature Range | С | M | С | М |

IMOX is a trademark of Advanced Micro Devices, Inc.

COLUMN DECODER

> Publication # Rev. Amendment 08015 A /0 Issue Date: May 1986

3-125



ORDERING INFORMATION (Cont'd.)


Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number

B. Speed Option (if applicable)

C. Package Type

D. Temperature Range E. Optional Processing



- B. SPEED OPTION

A = 45 ns Access time Blank = 60 ns Access time

A. DEVICE NUMBER/DESCRIPTION Am93L412/93L422 256 x 4-Bit TTL Bipolar IMOX RAM Am93L412 = Open-Collector, Low Power Am93L422 = Three-State, Low Power

| Valid | Combinations |
|-----------|---------------------|
| AM93L422 | |
| AM93L422A | PC, PCB, |
| AM93L412 | DC, DCB, LC, LCB |
| AM93L412A | LC, LCB |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type



| Valid Combinations | | | | | | | | |
|--------------------|---------------|--|--|--|--|--|--|--|
| AM93L422 | | | | | | | | |
| AM93L422A | /DMC, | | | | | | | |
| AM93L412 | /FMC, /LMC | | | | | | | |
| AM93L412A | 7 | | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature65 to +150 | o°C |
|--|------|
| Ambient Temperature with | |
| Power Applied55 to +125 | 5°C |
| Supply Voltage0.5 V to +7.0 | |
| DC Voltage Applied to Outputs0.5 V to +V _{CC} M | iax. |
| DC Input Voltage0.5 V to +5.5 | 5 V |
| DC Input Current30 mA to +5 | |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices | |
|------------------------|--------------------|
| Temperature | 0 to +75°C |
| Supply Voltage | +4.75 V to +5.25 V |
| Military (M) Devices | |
| Temperature | 55 to +125°C |
| Supply Voltage | |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Tes | Min. 2.4 | Typ (Note 1) 3.6 | Max. | Units Volts | |
|-----------------------------|------------------------------|---|-----------------------------|-------------------------|--|-------------|---------|
| V _{OH} (Note 2) | Output HIGH Voltage | V _{CC} = Min., V _{IN} = V _{IH} or V _{IL} | | | | | |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., V _{IN} = V _{IH} or V _{IL} | i _{OL} = 8.0 mA | | 0.350 | 0.45 | Volts |
| V _{IH} | Input HIGH Level (Note 3) | Guaranteed input logica | HIGH voltage for all inputs | 2.1 | | | Volts |
| VIL | Input LOW Level (Note 3) | | LOW voltage for all inputs | | | 0.8 | Volts |
| l _{IL} | Input LOW Current | V _{CC} = Max., V _{IN} = 0.40 | | | -100 | -300 | μA |
| lін | Input HIGH Current | V _{CC} = Max., V _{IN} = 4.5 V | | 1 | 40 | μΑ | |
| I _{SC} (Note 2) | Output Short Circuit Current | V _{CC} = Max., V _{OUT} = 0.0 V (Note 4) | | -10 | | -90 | mA |
| łcc | Power Supply Current | ALL inputs = GND | Commercial | | | 80 | |
| | , ower cappiy current | V _{CC} = Max. | Military | | | 90 | mA |
| V _{CL} | Input Clamp Voltage | V _{CC} = Min., I _{IN} = -10 m. | A | | -0.850 | -1.5 | Volts |
| | | V _{OUT} = 2.4 V | Am93L422A/L422 | | 0 | 50 | - 10110 |
| CEX | Output Leakage Current | V _{OUT} = 0.5 V, V _{CC} = Max. | Am93L422A/L422 | -50 | 0 | | μΑ |
| | | V _{OUT} = 4.5 V | Am93L412A/L412 | | 0 | 100 | |
| CIN | Input Pin Capacitance | See Note 5 | | | 4 | - 100 | ρF |
| Cout | Output Pin Capacitance | See Note 5 | | + | 7 | | pF |

Notes: 1. Typical limits are at V_{CC} = 5.0 V and T_A = 25°C. 2. Applies only to devices with three-state outputs (Am93L422 family).


- 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. Input and output capacitance measured on a sample basis @ f = 1.0 MHz at initial characterization.
- 6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_A = T_C = T_j$. $\theta_{jC} \cong 18^{\circ}\text{C/W}$ (with moving air) for Ceramic DIP. $\theta_{jC} \cong 18^{\circ}\text{C/W}$ for Flatpack and Leadless Chip Carrier.

^{*}See the last page of this spec for Group A Subgroup testing information.

SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORMS

KEY TO SWITCHING WAVEFORMS



KS000010

| V _{cc} 0 0 51 0 | ٦ | 3.0V |
|--------------------------|-------------------|-----------------------------------|
| OUTPUT O | ≹ 800Ω | 90% 90% 90% 10% <10ns |
| CL T | ≷ R2 1200Ω | 3.0V 90% 10% 10% |
| ÷ , | = - | TW000040 |

*See notes after Switching Characteristics.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| | | | L A | m93L41 | 2A/L42 | 2A | | Am93L4 | 12/L42 | 2 | T |
|-----|--|--|------|--------|--------|----------|------|--------|--------|--------------|-------------|
| | | | C de | vices | M de | vices | C de | vices | M de | vices | 1 |
| No. | Parameter Symbol | Parameter Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| 1 | tpLH(A)(Note 2) | Delay from Address to Output | | 45 | | 55 | | 60 | | 75 | |
| 2 | t _{PHL} (A)(Note 2) | (Address Access Time) | 1 | 43 | | 33 | | 80 | | /5 | ns |
| 3 | tpZH(CS1,CS2) | Delay from Chip Select to Active | | 30 | | 40 | | 35 | | 45 | . |
| 4 | tpZL(CS1,CS2) | Output and Correct Data | | 00 | | | | 35 | ! | 45 | ns |
| 5 | t _{PZH} (WE) | Delay from Write Enable to Active Output and Correct Data | | 40 | | | | | | | |
| 6 | t _{PZL} (WE) | (Write Recovery) |] | 40 | | 45 | ĺ | 45 | | 50 | ns |
| 7 | t _{PZH} (OE) | Delay from Output Enable to Active | 1 | 30 | | 40 | l | | _ | | |
| 8 | tpZL(ŌĒ) | Output and Correct Data | ŀ | 30 | | 40 | Ì | 35 | | 45 | กร |
| 9 | t _s (A) | Setup Time Address (Prior to Initiation of Write) | 5 | | 10 | | 10 | | 10 | | ns |
| 10 | t _h (A) | Hold Time Address (After Termination of Write) | 5 | | 5 | | 5 | | 10 | | ns |
| 11 | t _s (DI) | Setup Time Data Input (Prior to Initiation of Write) | 5 | | 5 | | 5 | | 5 | | ns |
| 12 | t _h (DI) | Hold Time Data Input (After Termination of Write) | 5 | | 5 | | 5 | | 5 | | ns |
| 13 | t _S (CS ₁ ,CS ₂) | Setup Time Chip Select (Prior to Initiation of Write) | 5 | | 5 | | 5 | | 5 | | ns |
| 14 | th(CS1,CS2) | Hold Time Chip Select (After Termination of Write) | 5 | | 5 | | 5 | | 10 | | ns |
| 15 | t _{pw} (WE) | Min Write Enable Pulse Width to Insure Write | 35 | | 40 | | 45 | | 55 | | ns |
| 16 | tpHZ(CS1,CS2) | Delay from Chip Select to Inactive | | 30 | | 40 | | 35 | - | | |
| 17 | tPLZ(CS1,CS2) | Output (Hi-Z) | | 30 J | ļ | 40 | | 35 | | 45 | ns |
| 18 | t _{PHZ} (WE) | Delay from Write Enable to Inactive | | 35 | | 40 | | 40 | | 45 | |
| 19 | t _{PLZ} (WE) | Output (Hi-Z) | | ٠. ا | | ~~ | | 40 | | 45 | ns |
| 20 | t _{PHZ} (OE) | Delay from Output Enable to | | 30 | | 40 | | 35 | | 45 | |
| 21 | t _{PLZ} (OE) | Inactive Output (Hi-Z) | | | | ~ | | 33 | | 45 | ns |

Notes: 1. For AC and Functional Testing, V_{IH} = 3.0 V and V_{IL} = 0.0 V.

2. tp_{LH}(A) and tp_{HL}(A) are tested with S₁ closed and C_L = 30 pF with both input and output timing referenced to 1.5 V.

3. For open collector devices, all delays from Write Enable (WE) or selects (CS₁, CS₂,OE) inputs to the Data Output (O₀ - O₃) (tp_{LZ}(WE), tp_{LZ}(CS₁, CS₂), tp_{LZ}(OE) tp_{LZ}(WE), tp_{LZ}(CS₁, CS₂) and tp_{ZL}(OE)) are measured with S₁ closed and C_L = 30 pF; and

⁽tp_Z(WE), tp_Z(CS1, CS2), tp_Z(CD1) tp_Z(WE), tp_Z(CS1, CS2) and tp_Z(CD1)) are measured with S1 closed and C1 = 30 pF, and with both the input and output timing referenced to 1.5 V.

4. For three-state output devices, tp_Z(WE), tp_Z(CS1, CS2) and tp_Z(OE) are measured with S1 closed, C1 = 30 pF and with both the input and output timing referenced to 1.5 V. tp_Z(WE), tp_Z(CS1, CS2) and tp_Z(OE) are measured with S1 closed, C1 = 30 pF and with both the input and output timing referenced to 1.5 V. tp_Z(WE), tp_Z(CS1, CS2) and tp_Z(OE) are measured with S1 closed, C1 = 30 pF and with both the input and output timing referenced to 1.5 V. tp_Z(WE), tp_Z(CS1, CS2) and tp_Z(OE) are measured with S1 open and C1 ≤ 5 pF and are measured between the 1.5 V level on the input to the VOH = 500 mV level on the output, tp_Z(WE), tp_Z(OE) and tp_Z(OE) are measured with S2 closed and C1 ≤ 5 pF and are measured between the 1.5 V level on the input to the VOH = 500 mV level on the input to the VO $t_{\rm PLZ}(\overline{\rm CS}_1, {\rm CS}_2)$ and $t_{\rm PLZ}(\overline{\rm OE})$ are measured with S₁ closed and C_L \leq 5 pF and are measured between the 1.5 V level on the input and the V_{OL}+500 mV level on the output.

^{*}See the last page of this spec for Group A Subgroup testing information.






Diagram A. Write Mode (With $\overline{OE} = LOW$)




Diagram B. Read Mode

Switching delays form address input, output enable input and the chip select inputs to the data output. For the Am93422A/422 disabled output is OFF, represented by a single center line. For the Am93L412A/412, a disabled output is HIGH.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter Symbol | Subgroups |
|---------------------|-----------|
| VoH | 1, 2, 3 |
| VOL | 1, 2, 3 |
| VIH | 1, 2, 3 |
| V _{IL} | 1, 2, 3 |
| I _{IL} | 1, 2, 3 |
| lін | 1, 2, 3 |
| l _{SC} | 1, 2, 3 |
| lcc | 1, 2, 3 |
| V _{CL} | 1, 2, 3 |
| ICEX | 1, 2, 3 |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups | |
|-----|---|-----------|-----|---|-----------|--|
| 1 | t _{PLH} (A) | 9, 10, 11 | 12 | t _h (DI) | 9, 10, 11 | |
| 2 | t _{PHL} (A) | 9, 10, 11 | 13 | t _s (CS ₁ , CS ₂) | 9, 10, 11 | |
| 3 | t _{PZH} (CS ₁ , CS ₂) | 9, 10, 11 | 14 | th(CS1, CS2) | 9, 10, 11 | |
| 4 | t _{PZL} (CS ₁ , CS ₂) | 9, 10, 11 | 15 | tpw(WE1) | 9, 10, 11 | |
| 5 | t _{PZH} (WE) | 9, 10, 11 | 16 | t _{PHZ} (CS ₁ , CS ₂) | 9, 10, 11 | |
| 6 | t _{PZL} (WE) | 9, 10, 11 | 17 | tPLZ(CS1, CS2) | 9, 10, 11 | |
| 7 | t _{PZH} (OE) | 9, 10, 11 | 18 | t _{PHZ} (WE) | 9, 10, 11 | |
| 8 | t _{PZL} (OE) | 9, 10, 11 | 19 | t _{PLZ} (WE) | 9, 10, 11 | |
| 9 | t _S (A) | 9, 10, 11 | 20 | t _{PHZ} (ŌĒ) | 9, 10, 11 | |
| 10 | th(A) | 9, 10, 11 | 21 | tpLZ(OE) | 9, 10, 11 | |
| 11、 | t _S (DI) | 9, 10, 11 | | | | |

MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.