# **Signetics**

# 8X01A/9401 CRC Generator/Checker

**Product Specification** 

### **Logic Products**

#### **FEATURES**

- TTL inputs/outputs
- 12MHz (Max) data rate
- Separate preset/reset controls
- SDLC specified pattern match (8X01A only)
- Automatic right justification
- Pin-for-pin compatibility and functionally identical with 8X01 (8X01A only)
- V<sub>CC</sub> = 5V
- 14-Pin DIP

### **APPLICATIONS**

- · Floppy and other disk systems
- Digital cassette and cartridge systems
- Data communication systems

### DESCRIPTION

The CRC Generator/Checker (8X01A or 9401) provides error-correction capabilities for digital systems that handle serial data. The two parts differ in that the 8X01A provides Synchronous Data Link Control (SDLC).

The serial data stream is divided by a selected polynomial; the remainder resulting from this algebraic process is transmitted at the end of the data stream as a Cyclic Redundancy Check Character (CRCC). At the receiving end, the same calculation is performed on the data. If the received message is errorfree, the calculated remainder should satisfy a predetermined pattern. In most cases, the remainder is zero; however, where SDLC protocols (8X01A only)

are used, the correct remainder is  $11110000101111000 (X^0 - X^{15})$ .


Eight polynomials are provided and any of these can be selected via a 3-bit control bus. Popular polynomials, such as CRC-16 and CCITT are implemented and the one selected can be programmed to start with all zeroes or all ones. Right justification for polynomials of degree less than 16 is automatic.

# FUNCTIONAL OPERATION 8X01A and 9401


The CRC Generator/Checker circuit provides a means of detecting errors in a serial data communications environment. A binary message can be interpreted as a binary polynomial H(x). This polynomial can be divided by a generator polynomial P(x) such that H(x) = P(x)Q(x) + R(x) whereby Q(x) is the quotient and R(x) is the remainder. During transmission, the remainder is appended to the end of the message as check bits. For a given message, a unique remainder is generated. Hardware implementation of division is simply a feedback shift register with Exclusive-OR gating. Subtraction and addition in modulo 2 is implemented by the Exclusive-OR function. The number of shift register stages is equal to the degree of the divisor polynomial.

The accompanying truth table defines the polynomials implemented in the CRC circuit. Each polynomial can be selected via control inputs So, S1 and S2. To generate the check bits, the data stream is entered via the Data (D) input, using the high to low transition of the Clock (CP) input. This data is gated with the most significant output (Q) of the shift register which, in turn, controls the exclusive OR gates. The Check Word Enable (CWE) must be held high while the data is being entered. After the last data bit is entered, the CWE is brought low and the check bits are shifted out of the register and appended to the data bits using external gating --- see Check Word Generation diagram.

#### 8X01A & 9401 PACKAGE/PIN DESIGNATOR



### **BLOCK DIAGRAM OF 8X01A & 9401**



### 7

### **CRC Generator/Checker**

8X01A/9401

To check an incoming message for errors. both the data and check bits are entered through the "D" input with the CWE input held high. The 8X01A while not in the data path, monitors the message. After the last check bit is entered, in the 8X01A, the ERror output is made valid by a high-to-low transition of CP. If no error is detected during the data transmission, all bits of the internal register are low and the ERror output is also low; if an error is detected, it is reflected by the bit pattern and the ERror output is high. The ERror output status remains valid until the next high-to-low transition of CP or until initialized by the preset (P) or reset (MR) functions. The PME line must be high if the ERror output is used to indicate an all-zero result

A high level applied to the Master Reset (MR) input asynchronously clears the shift register. A low level applied to the Preset (P) input asynchronously sets all bits to the appropriate state if the control-code inputs (So, S<sub>1</sub>, and S<sub>2</sub>) specify a 16-bit polynomial. In the case of check polynomials that are 8-or-12 bits in length, only the most significant 8-or-12 bits of the shift register are set; all remaining bits are cleared.

#### **8X01A ONLY**

For data communications using the Synchronous Data Link Control (SDLC) protocol, the

8X01A is preset to an all-ones configuration before any accumulation is done; this applies to both transmitting and receiving modes of operation. Using SDLC, the check sum shifted out of the 8X01A must be inverted.

During the receiving mode, a special pattern of 1111000010111000 ( $X^0 - X^{15}$ ) is used in place of all-zeroes to check for a valid message. The Pattern Match Enable pin allows the user to select this option. If  $\overline{PME}$  is low during the last bit time of the message, the ERror output is low providing the result matches the special pattern; if an error occurs. ER is high.

#### TRUTH TABLE

SEL	ECT CO	ODE	201300000	05111010
S <sub>2</sub>	S <sub>1</sub>	So	POLYNOMIAL	REMARKS
L	L	L	$X^{16} + X^{15} + X_2 + 1$	CRC-16
Ł	L	Н	X <sup>16</sup> + X <sup>14</sup> + X + 1	CRC-16 REVERSE
L	Н	L	$X^{16} + X^{15} + X^{13} + X^7 + X^4 + X^2 + X^1 + 1$	
L	Н	Н	$X^{12} + X^{11} + X^3 + X^2 + X + 1$	CRC-12
Н	L	L	$X^8 + X^7 + X^5 + X^4 + X + 1$	
Н	L	н	X <sup>8</sup> + 1	LRC-8
н	Н	L	X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1	CRC-CCITT
Н	Н	н	X <sup>16</sup> + X <sup>11</sup> + X <sup>4</sup> + 1	CRC-CCITT RE- VERSE

### RECOMMENDED OPERATING CONDITIONS

	DADAMETED		LIMITS			
	PARAMETER		Тур	Max	UNIT	
Vcc	Supply voltage	4.75	5.0	5.25	٧	
CP	Clock input	0		12	MHz	

## CRC Generator/Checker

## 8X01A/9401

### DC ELECTRICAL CHARACTERISTICS FOR 8X01A

	Broomston.			LIMITS			
PARAMETER	DESCRIPTION	TEST CONDITIONS	Min	Тур	Max	UNIT	
V <sub>IH</sub>	Input high voltage		2.0			٧	
V <sub>IL</sub>	Input low voltage				0.8	٧	
V <sub>IC</sub>	Input clamp diode voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA		-0.9	-1.5	٧	
V <sub>OH</sub>	Output high voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -400μA	2.7	3.4		٧	
	Outrus law waltons	V <sub>CC</sub> = Min, I <sub>OL</sub> = 4.0mA		0.35	0.4	٧	
V <sub>OL</sub>	Output low voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0mA		0.45	0.5	٧	
hi	Input low current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4V		-0.22	-0.36	mA	
lin	Input high current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V			20	μА	
t <sub>iH</sub>	Max input current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 7V			0.1	mA	
los	Output short circuit current	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0V <sup>2</sup>	-10		-42	mA	
loc	Supply current	V <sub>CC</sub> = Max, inputs open		60	110	mA	

### DC ELECTRICAL CHARACTERISTICS FOR 9401

PARAMETER	DESCRIPTION	TEST CONDITIONS1	Min	Тур	Max	UNIT
V <sub>iH</sub>	Input high voltage	Guar. input high voltage	2.0	ĺ		V
V <sub>IŁ</sub>	Input low voltage	Guar. input low voltage			0.8	V
V <sub>IC</sub>	Input clamp diode voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA		-0.9	-1.5	V
VoH	Output high voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -400μA	2.4	3.4		٧
.,		V <sub>CC</sub> ≈ Min, I <sub>OL</sub> = 4.0mA		0.35	0.4	V
V <sub>OL</sub>	Output low voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0mA		0.45	0.5	ν
1 <sub>IL</sub>	Input low current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4V		-0.22	-0.36	mA
		V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V		1.0	40	μА
l <sub>IH</sub>	Input high current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1.0	mA
los	Output short circuit cur- rent <sup>2</sup>	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0V	-15		-100	mA
loc	Supply current	V <sub>CC</sub> = Max, inputs open		70	110	mA

#### NOTES

<sup>1.</sup> Commercial —  $V_{CC}(MIN) = 4.75V$ ;  $V_{CC}(MAX) = 5.25V$ .

<sup>2.</sup> No more than one output should be shorted at a time.

## CRC Generator/Checker

8X01A/9401

### AC ELECTRICAL CHARACTERISTICS FOR 8X01A $V_{CC} = 5V$ , $T_A = +25^{\circ}C$

PARAMETER	DESCRIPTION	FROM	то	TEST CONDITIONS	LIMITS			
					Min	Тур	Max	דואט
f <sub>MAX</sub>	Max clock freq				12			MHz
Pulse widths:								
t <sub>w</sub> – $\overrightarrow{CP}(L)$	Clock low			See Figure 2	35			ns
$t_{\mathbf{w}} - \widetilde{\mathbf{P}}(\mathbf{L})$	Preset low		ľ	See Figure 3	35			ns
tw-MR(H)	Master reset high			See Figure 4	35			ns
Set-up/hold times:								
t <sub>s</sub> – D	Set-up time	Data	Clock		55			ns
ts - CWE(L)	Set-up time	CWE	Clock	See Figure 5	55			ns
th-D & CWE	Hold time	Data & CWE	Clock		0			ns
Propagation delay:								
t <sub>PLH.PHL</sub>	Low-to-High and		Data	See Figures			55	ns
2.,	High-to-Low	PRESET	output	1, 2, & 3		i	1	1
t <sub>PLH.PHL</sub>	Low-to-High and		Data	See Figure 4			55	ns
	High-to-Low	Master reset	output					
t <sub>PLH.PHL</sub>	Low-to-High and		Error	See Figure 3			55	ns
	High-to-Low	PRESET	output			l		
tplH.PHL	Low-to-High and		Error	See Figure 4			55	ns
	High-to-Low	Master reset	output					
t <sub>PLH,PHL</sub>	Low-to-High and		Data	See Figure 2		1	55	กร
	High-to-Low	CP	output	-				
t <sub>PLH,PHL</sub>	Low-to-High and		Error	See Figure 2			55	ns
·	High-to-Low	CP_	output					
t <sub>REC</sub>	Recovery time	Preset, MR	Clock	See Fig. 3 & 4	35			ns

### AC ELECTRICAL CHARACTERISTICS FOR 9401 VCC = 5V, TA = +25°C

	DESCRIPTION	FROM	то	TEST	LIMITS			
PARAMETER				CONDITIONS	Min	Тур	Max	UNIT
f <sub>MAX</sub>	Max clock freq				12	20		MHz
Pulse widths:								
$t_w - \overline{CP}(L)$	Clock low			See Figure 2	35	]	J	ns
t <sub>w</sub> – ₱(L)	Preset low			See Figure 3	40	30		ns
$t_w - MR(H)$	Master reset high			See Figure 4	35	25		ns
Set-up/hold times:								
t <sub>s</sub> - D	Set-up time	Data	Clock		55	35		ns
t <sub>s</sub> - CWE	Set-up time	CWE	Clock	See Figure 5	55	35	ļ	ns
th-D & CWE	Hold time	Data & CWE	Clock		0	-8		กร
Propagation delay:								
t <sub>PLH,PHL</sub>	Low-to-High and	PRESET	Data	See Figures		40	60	ns
	High-to-Low		output	1, 2, & 3				
<sup>t</sup> PLH,PHL	Low-to-High and	Master reset	Data	See Figure 4		30	55	ns
	High-to-Low		output				ļ	Ì
<sup>t</sup> PLH,PHL	Low-to-High and	PRESET	Error	See Figure 3		40	60	ns
	High-to-Low		output	l <u> </u>				
t <sub>PLH,PHL</sub>	Low-to-High and	Master reset	Error	See Figure 4		40	60	ns
	High-to-Low	75	output	0 5 6				
<sup>t</sup> PLH,PHL	Low-to-High and	CP	Data	See Figure 2	l	30	55	ns
	High-to-Low	OB	output	0 5		۱ 🚓	60	l
tplH,PHL	Low-to-High and	CP CP	Error	See Figure 2		40	60	ns
	High-to-Low		output			1	<u> </u>	↓
t <sub>REC</sub>	Recovery time	Preset, MR	Clock	See Fig. 3 & 4	35	25		ns


December 4, 1985 7-113


### **CRC Generator/Checker**


### 8X01A/9401

### **TEST CIRCUIT**


### INPUT/OUTPUT STRUCTURES








### **TEST CIRCUITS AND WAVEFORMS**




V<sub>M</sub> = 1.3V for 74S; V<sub>M</sub> = 1.5V for all other TTL familes.

Figure 2. Propagation Delay — CP to Q and CP ER




 $V_M = 1.3V$  for 74S;  $V_M = 1.5V$  for all other TTL families.

Figure 4. Propagation Delay — MR to Q and ER; Recovery Time — MR to CP



 $V_M = 1.3V$  for 74S;  $V_M = 1.5V$  for all other TTL families.

Figure 3. Propagation Delay —  $\overline{P}$  to  $\overline{Q}$  and ER; Recovery Time —  $\overline{P}$  to  $\overline{CP}$ 



V<sub>M</sub> = 1.3V for 74S; V<sub>M</sub> = 1.5V for all other TTL families. The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 5. Set-up and Hold Times — D to  $\overrightarrow{CP}$ , CWE to  $\overrightarrow{CP}$ , and  $\overrightarrow{PME}$  to  $\overrightarrow{CP}$