

# Am25LS2516

## Eight-Bit by Eight-Bit Serial/Parallel Multiplier with Accumulator

### DISTINCTIVE CHARACTERISTICS

- Two's complement, two-bit lookahead carry-save arithmetic
- Microprogrammable — four-bit instruction code for load, multiply, and read operations
- Cascadable, two devices perform full 16-bit multiplication without additional hardware
- Eight-bit byte parallel, bidirectional, bussed I/O
- On-chip registers and double length accumulator
- Overflow indicator
- Three-state shared bus input/output lines
- High-speed architecture provides clock rates of 20MHz (Typ)

### RELATED PRODUCTS

Part No.	Description	Page
Am25S05		
Am25LS14A		
Am25S557/8		
Am29516/7		


### FUNCTIONAL DESCRIPTION

The Am25LS2516 is an eight-bit by eight-bit multiplier and accumulator employing serial/parallel, two's complement, carry-save arithmetic to deliver a 16-bit product in eight clock cycles. The device is fully cascadable for use in high-speed, real-time, digital signal processing applications.

The device includes an eight-bit X Register prior to the X latch providing X hold for chain or overlapping calculations. The X and Y registers are loaded by clocking prior to the beginning of a multiply cycle, the data supplied by the bidirectional bus or the accumulator register. The double length, 16-bit output is multiplexed onto the eight-bit bus; either the upper or lower halves of the result can be read at any one time.


The accumulator and the Y register are both organized as dual-rank shift registers, allowing them to shift two bits at a time. The serial inputs and outputs of the Y register, the low and high order halves of the accumulator and the two-bit serial accumulator adder output, both serially and in parallel, are all available at external pins to provide cascability.

### LOGIC SYMBOL




MPR-336

### CONNECTION DIAGRAM



MPR-337

### LOGIC DIAGRAM



MPR-338

**ELECTRICAL CHARACTERISTICS**

The Following Conditions Apply Unless Otherwise Specified:

COM'L	$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = 5.0\text{V} \pm 5\%$	MIN. = 4.75V	MAX. = 5.25V
MIL	$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$	$V_{CC} = 5.0\text{V} \pm 10\%$	MIN. = 4.50V	MAX. = 5.50V

**DC CHARACTERISTICS OVER OPERATING RANGE**

(Bus Inputs/Outputs)

Parameters	Description	Test Conditions (Note 1)		Min.	Typ. (Note 2)	Max.	Units
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{MIN.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -1.0\text{mA}$	2.4			Volts
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{MIN.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 4.0\text{mA}$			0.4	Volts
$V_{IH}$	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
$V_{IL}$	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	MIL			0.7	Volts
			COM'L			0.8	
$V_I$	Input Clamp Voltage	$V_{CC} = \text{MIN.}, I_{IN} = -18\text{mA}$				-1.5	Volts
$I_{IL}$	Input LOW Current	$V_{CC} = \text{MAX.}, V_{IN} = 0.4\text{V}$				-0.8	mA
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{MAX.}, V_{IN} = 2.7\text{V}$				60	$\mu\text{A}$
$I_I$	Input HIGH Current	$V_{CC} = \text{MAX.}, V_{IN} = 5.5\text{V}$				0.2	mA
$I_{SC}$	Output Short Circuit Current (Note 3)	$V_{CC} = \text{MAX.}$		-30		-100	mA
$I_{OZ}$	Off-State (HIGH Impedance) Output Current	$V_{CC} = \text{MAX.}$	$V_O = 2.4\text{V}$			60	$\mu\text{A}$
			$V_O = 0.4\text{V}$			-800	

**Non-Bus Inputs/Outputs**

$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{MIN.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -440\mu\text{A}$	MIL	2.5		Volts
				COM'L	2.7		
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{MIN.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$Y_R \text{ OUT, } I_{OL} = 15\text{mA}$			0.5	Volts
			Others $I_{OL} = 4.0\text{mA}$			0.4	
$V_{IH}$	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
$V_{IL}$	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	$Y_0, Y_1$			0.8	Volts
			Others, MIL			0.7	
			Others, COM'L			0.8	
$V_I$	Input Clamp Voltage	$V_{CC} = \text{MIN.}, I_{IN} = -18\text{mA}$				-1.5	Volts
$I_{IL}$	Input LOW Current	$V_{CC} = \text{MAX.}, V_{IN} = 0.4\text{V}$			See Table 1		mA
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{MAX.}, V_{IN} = 2.7\text{V}$			See Table 1		$\mu\text{A}$
$I_I$	Input HIGH Current	$V_{CC} = \text{MAX.}, V_{IN} = 5.5\text{V}$			See Table 1		mA
$I_{SC}$	Output Short Circuit Current (Note 3)	$V_{CC} = \text{MAX.}$		-15		-85	mA
$I_{CC}$	Power Supply Current (Note 4)	$V_{CC} = \text{MAX.}$			285	390	mA

- Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.  
 2. Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $25^{\circ}\text{C}$  ambient and maximum loading.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.  
 4. Pins 28 and 31 HIGH, all other inputs at GND. Test after one full clock cycle of LOW-HIGH-LOW.

**MAXIMUM RATINGS** (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Case) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential Continuous	-0.5V to +6.3V
DC Voltage Applied to Outputs for High Output State	-0.5V to + $V_{CC}$ max.
DC Input Voltage (Pins 5, 6, 7, 8, 18, 19, 26)	-0.5V to +5.5V
DC Input Voltage (Other pins)	-0.5V to +7.0V
DC Output Current, Into Outputs	30mA
DC Input Current	-30mA to +5.0mA

TABLE I.

Terminals	$I_{IL}$	$I_{IH}$	$I_I$
Y IN	-.3mA	20 $\mu$ A	.1mA
$I_0, I_1, I_3, OE$	-.45mA	20 $\mu$ A	.1mA
Bus 0-7	-.6mA	90 $\mu$ A	.3mA
CP	-.8mA	80 $\mu$ A	.4mA
$I_2, X_{-1}$	-.9mA	40 $\mu$ A	.1mA
SUM IN	-1.4mA	80 $\mu$ A	.5mA
LSB	-1.6mA	80 $\mu$ A	.4mA
ACC IN all	-2mA	50 $\mu$ A	1mA
MSB	-3mA	150 $\mu$ A	1.5mA
$Y_0, Y_1$	-7.5mA	200 $\mu$ A	2mA

## ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	0°C to +70°C	AM25LS2516DC
	-55°C to +125°C	AM25LS2516DM (Note 1)

Note 1. Military temperature range product in development.

## SWITCHING CHARACTERISTICS

(T<sub>A</sub> = +25°C, V<sub>CC</sub> = 5.0V)

Parameters	Description	Min.	Typ.	Max.	Units	Test Conditions
t <sub>PLH</sub>	Y <sub>R</sub> Register OUT		12	18	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ
t <sub>PHL</sub>			15	23		
t <sub>PLH</sub>	SUM OUT		13	20	ns	
t <sub>PHL</sub>			15	23		
t <sub>PLH</sub>	ACC ADDER OUT		27	41	ns	
t <sub>PHL</sub>			27	41		
t <sub>PLH</sub>	ACC UH OUT		11	17	ns	
t <sub>PHL</sub>			13	20		
t <sub>PLH</sub>	ACC Bus		23	34	ns	
t <sub>PHL</sub>			17	26		
t <sub>PLH</sub>	OVFL		12	18	ns	
t <sub>PHL</sub>			15	23		
t <sub>PLH</sub>	X <sub>7</sub>		13	20	ns	
t <sub>PHL</sub>			17	26		
t <sub>ZH</sub>	OE to Bus		12	18	ns	
t <sub>ZL</sub>			9	14		
t <sub>HZ</sub>			24	36	ns	
t <sub>LZ</sub>			12	18		
t <sub>s</sub>	X Register (Bus)	20			ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ
t <sub>s</sub>	Y Register (Bus)	15			ns	
t <sub>s</sub>	X <sub>-1</sub>	35			ns	
t <sub>s</sub>	SUM IN	37			ns	
t <sub>s</sub>	Y Register (Serial)	20			ns	
t <sub>s</sub>	ACC LH or UH IN	8			ns	
t <sub>s</sub>	Multiplier Y <sub>0</sub> and Y <sub>1</sub>	33			ns	
t <sub>s</sub>	Instruction	25			ns	
t <sub>h</sub>	SUM IN, X <sub>-1</sub> , Multiplier Y <sub>0</sub> and Y <sub>1</sub>	0			ns	
t <sub>h</sub>	t <sub>0-3</sub> Hold Time	10			ns	
t <sub>h</sub>	Hold Time on All Other Inputs	5			ns	
f <sub>max</sub> (Note 1)	Maximum Clock Frequency	17			MHz	

Note 1. Per industry convention,  $f_{max}$  is the worst case value of the maximum device operating frequency with no constraints on  $t_r$ ,  $t_f$ , pulse width or duty cycle.

[illegible]

Note: Variables shown are general.  
For this example:

$$P_1 = X_1 Y_1 \quad A_1 = P_1 \quad F_1 = 0$$

$$P_2 = X_2 Y_2 \quad A_2 = P_1 + P_2$$

**KEY:**


**Am25LS2516**  
**SWITCHING CHARACTERISTICS**  
**OVER OPERATING RANGE\***

Parameters		Am25LS COM'L		Am25LS MIL		Units	Test Conditions	
		$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5.0\text{V} \pm 5\%$		$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{CC} = 5.0\text{V} \pm 10\%$				
		Min.	Max.	Min.	Max.			
t <sub>PLH</sub>	YR Register OUT		24		26	ns	C <sub>L</sub> = 50pF R <sub>L</sub> = 2.0kΩ	
t <sub>PHL</sub>			33		37			
t <sub>PLH</sub>	SUM OUT		27		27	ns		
t <sub>PHL</sub>			34		34			
t <sub>PLH</sub>	ACC ADDER OUT		50		52	ns		
t <sub>PHL</sub>			57		60			
t <sub>PLH</sub>	ACC UH OUT		23		23	ns		
t <sub>PHL</sub>			30		30			
t <sub>PLH</sub>	ACC Bus		42		45	ns		
t <sub>PHL</sub>			38		39			
t <sub>PLH</sub>	$\overline{\text{OVFL}}$		26		26	ns		
t <sub>PHL</sub>			33		33			
t <sub>PLH</sub>	X <sub>7</sub>		30		33	ns		
t <sub>PHL</sub>			39		42			
t <sub>ZH</sub>	$\overline{\text{OE}}$ to Bus		30		33	ns	C <sub>L</sub> = 50pF R <sub>L</sub> = 2.0kΩ	
t <sub>ZL</sub>			21		23	ns		
t <sub>HZ</sub>				45		55	ns	C <sub>L</sub> = 5.0pF R <sub>L</sub> = 2.0kΩ
t <sub>LZ</sub>				21		30	ns	
t <sub>S</sub>	X Register (Bus)	20		22		ns	C <sub>L</sub> = 50pF R <sub>L</sub> = 2.0kΩ	
t <sub>S</sub>	Y Register (Bus)	15		17		ns		
t <sub>S</sub>	X <sub>-1</sub>	45		51		ns		
t <sub>S</sub>	SUM IN	52		62		ns		
t <sub>S</sub>	Y Register (Serial)	20		20		ns		
t <sub>S</sub>	ACC LH or UH IN	10		14		ns		
t <sub>S</sub>	Multiplier Y <sub>0</sub> and Y <sub>1</sub>	44		51		ns		
t <sub>S</sub>	Instruction	27		30		ns		
t <sub>H</sub>	SUM IN, X <sub>-1</sub> , Multiplier and Y <sub>1</sub>	0		0		ns		
t <sub>H</sub>	I <sub>0-3</sub> Hold Time	10		10		ns		
t <sub>H</sub>	All Other Inputs	5		5		ns		
f <sub>max</sub> (Note 1)	Maximum Clock Frequency	15.5		10		MHz		

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

The following table provides a guide to the improvement in performance which may be obtained by control of the  $V_{CC}$  power supply.

	$V_{CC} = 5.0\text{V}$	$V_{CC} = 5.0\text{V} \pm 5\%$	$V_{CC} = 5.0\text{V} \pm 10\%$
$T_A = 25^{\circ}\text{C}$	17MHz	16MHz	15MHz
$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	16MHz	15.5MHz	—
$T_C = -55^{\circ}\text{C to } +125^{\circ}\text{C}$	12MHz	—	10MHz






Figure 4. 8-Bit Two's Complement Multiply with Accumulate, Intermediate Load and Chain Calculations.




Figure 5a. Interconnection of Two Am25LS2516 (8 x 8 Multiplier) Devices to Execute a 16 x 16 Multiply.


FUNCTION TABLE

Mnemonic	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Function	CLR M	LOAD X	LOAD Y	XFER X	CLR A*	SHFT A	MUX	OE	Remarks
YLHC	0 0 0 0	LHA → Y, XFER X, CLR A CLR M, READ OVFL	1	0	1	1	0	0	0	1	
YUHC	0 0 0 1	UHA → Y, XFER X, CLR A CLR M, READ OVFL	1	0	1	1	0	0	1	1	
YLHA	0 0 1 0	LHA → Y, XFER X CLR M, READ OVFL	1	0	1	1	1	0	0	1	
YUHA	0 0 1 1	UHA → Y, XFER X CLR M, READ OVFL	1	0	1	1	1	0	1	1	
LYCA	0 1 0 0	LOAD Y, XFER X, CLR A, CLR M	1	0	1	1	0	0	0	0	Same Func. as 0101
LYCA	0 1 0 1	CLR A LOAD Y, XFER X, CLR M	1	0	1	1	0	1	1	0	Same Func. as 0100
LYHA	0 1 1 0	LOAD Y, XFER X, HOLD A, CLR M	1	0	1	1	1	0	0	0	
LYSA	0 1 1 1	LOAD Y, XFER X, SHFT A CLR M, MULTIPLY	1	0	1	1	1	1	1	0	OVFLEN in Next State
RLHA	1 0 0 0	READ LHA READ OVFL	0	0	0	0	1	0	0	1	
RUHA	1 0 0 1	READ UHA READ OVFL	0	0	0	0	1	0	1	1	
XLHA	1 0 1 0	LHA → X READ OVFL	0	1	0	0	1	0	0	1	
XUHA	1 0 1 1	UHA → X READ OVFL	0	1	0	0	1	0	1	1	
HLDA	1 1 0 0	HOLD A OVFLEN AFTER MULT	0	0	0	0	1	0	0	0	Must Proc'd Any Output
MULT	1 1 0 1	MULTIPLY SHIFT A	0	0	0	0	1	1	1	0	
LXHA	1 1 1 0	LOAD X, HOLD A	0	1	0	0	1	0	0	0	
LXSA	1 1 1 1	LOAD X, SHIFT A MULTIPLY	0	1	0	0	1	1	1	0	


\* Active LOW

### Am25LS LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS

Other Outputs



Bus Outputs



Note: Actual current flow direction shown



## DEFINITION OF FUNCTIONAL TERMS

<b>Bus 0-Bus 7</b>	- Bi-directional 8-bit data bus.	<b>Sum in even</b>	- Multiplier input even for cascading link to more significant byte, for standalone, ground.
<b>X<sub>7</sub></b>	- Interconnection link to more significant byte if cascading (output).	<b>Sum in odd</b>	- Multiplier input odd for cascading link to more significant byte, for standalone, ground.
<b>X<sub>-1</sub></b>	- Interconnecting link between devices to least significant byte if cascading (input) link X <sub>7</sub> to X <sub>1</sub> to cascade - must be ground if not used.	<b>Sum out even</b>	- Multiplier output even (link to sum in even for cascading) can be used directly.
<b>Accum Upper Half out, even</b>	- Accumulator output upper byte, even bit.	<b>Sum out odd</b>	- Multiplier output odd (link to sum output odd for cascading) can be used directly.
<b>Accum Upper Half out, odd</b>	- Accumulator output upper byte, odd bit.	<b>Acc Add out, even</b>	- Adder output even, for LSB (Hi) output equal sum of Accum and multiplier, for LSB (low) output equal sum of accumulator and zero.
<b>Accum Upper Half input even</b>	- Accumulator input, upper byte, even bit.	<b>Acc Add out, odd</b>	- Same as above except odd bit instead of even.
<b>Accum Upper Half input odd</b>	- Accumulator input, upper byte, odd bit.	<b>LSB</b>	- Control for summing adder - See Accumulator Add outputs for definition.
<b>Accum Lower Half input even</b>	- Accumulator input, lower byte, even bit.	<b>I<sub>0</sub>-I<sub>3</sub></b>	- 4-bit instruction field - provide cycle for cycle control of device function.
<b>Accum Lower Half input odd</b>	- Accumulator input, lower byte, odd bit.	<b>OVFL</b>	- Stored overflow indicator used only on least significant byte. Requires proper execution of instruction to operate.
<b>YR out even</b>	- "Y" register output, even (link to "Y <sub>0</sub> ").	<b>MSB</b>	- Control for "Y" reg. and multiplier to indicate Most Significant Byte - Activates sign extension and negative waiting for 2's complement - Low for lesser significant bytes and High for Most Significant Byte only.
<b>YR out odd</b>	- "Y" register output, odd (link to "Y <sub>1</sub> ").	<b>CP</b>	- Clock Pulse.
<b>YR in even</b>	- "Y" register input, even (link for cascading) ground when not used.	<b><math>\overline{OE}</math></b>	- 3 state enable for Bus 0-Bus 7 outputs.
<b>YR in odd</b>	- "Y" register input, odd (link for cascading) ground when not used.		
<b>Y<sub>1</sub></b>	- Multiplier odd input (link to Y register odd).		
<b>Y<sub>0</sub></b>	- Multiplier even input (link to Y register even).		