

# SYNCHRONOUS 4-BIT UP/DOWN COUNTER

The SN54/74LS669 is a synchronous 4-bit up/down counter. The LS669 is a 4-bit binary counter. For high speed counting applications, this presettable counter features an internal carry lookahead for cascading purposes. By clocking all flip-flops simultaneously so the outputs change coincident with each other (when instructed to do so by the count enable inputs and internal gating) synchronous operation is provided. This helps to eliminate output counting spikes, normally associated with asynchronous (ripple-clock) counters. The four master-slave flip-flops are triggered on the rising (positive-going) edge of the clock waveform by a buffered clock input.

Circuitry of the load inputs allows loading with the carry-enable output of the cascaded counters. Because loading is synchronous, disabling of the counter by setting up a low level on the load input will cause the outputs to agree with the data inputs after the next clock pulse.

Cascading counters for N-bit synchronous applications are provided by the carry look-ahead circuitry, without additional gating. Two count-enable <u>inputs and</u> a carry output help accomplish this function. Count-enable inputs (P and T) must both be low to count. The level of the up-down input determines the direction of the count. When the input level is low, the counter counts down, and when the input is high, the count is up. Input T is fed forward to enable the carry output. The carry output will now produce a low level output pulse with a duration  $\approx$  equal to the high portion of the  $Q_A$  output when counting up and when counting down  $\approx$  equal to the low portion of the  $Q_A$  output. This low level carry pulse may be utilized to enable successive <u>cascaded</u> stages. Regardless of the level of the clock input, transitions at the P or T inputs are allowed. By diode-clamping all inputs, transmission line effects are minimized which allows simplification of system design.


Any changes at control inputs (ENABLE P, ENABLE T, LOAD, UP/DOWN) will have no effect on the operating mode until clocking occurs because of the fully independant clock circuits. Whether enabled, disabled, loading or counting, the function of the counter is dictated entirely by the conditions meeting the stable setup and hold times.

- Programmable Look-Ahead Up/Down Binary/Decade Counters
- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- · Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Buffered Outputs


# SN54/74LS669

# SYNCHRONOUS 4-BIT UP/DOWN COUNTER

LOW POWER SCHOTTKY




#### **CONNECTION DIAGRAM** (TOP VIEW)



# SN54/74LS669

#### **LOGIC DIAGRAM**



#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

# SN54/74LS669

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
\/	Input LOW Voltage	54			0.7	V	Guaranteed Inpu	t LOW Voltage for	
VIL		74			0.8	ľ	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
V	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC}$ = MIN, $I_{OH}$ = MAX, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ per Truth Table		
VOH		74	2.7	3.5		V			
V	Output LOW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	
VOL		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	per Truth Table	
	Input HIGH Current	Others			20	μА	V MAY V. 27V		
1		Enable T			40	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$		
lін		Others			0.1	mA	V 144 V 70 V		
		Enable T			0.2	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$		
IIL	Input LOW Current	Others			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
		Enable T			-0.8	mA			
los	Short Circuit Current (Note	1)	-20		-100	mA	V <sub>CC</sub> = MAX		
ICC	Power Supply Current				34	mA	V <sub>CC</sub> = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )


			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Clock Frequency	25	32		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propaga <u>tion D</u> elay, Clock to RCO		26 40	40 60	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Any Q		18 18	27 27	ns	C <sub>L</sub> = 15 pF
<sup>t</sup> PLH <sup>t</sup> PHL	Enable to RCO		11 29	17 45	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	U/D to RCO		22 26	35 40	ns	

# AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tw	Clock Pulse Width	20			ns	
t <sub>S</sub>	Data Setup Time	20			ns	
t <sub>S</sub>	Enable Setup Time	35			ns	Van 50V
t <sub>S</sub>	Load Setup Time	25			ns	V <sub>CC</sub> = 5.0 V
t <sub>S</sub>	U/D Setup Time	30			ns	
t <sub>h</sub>	Hold Time, Any Input	0			ns	

# SN54/74LS669

#### PARAMETER MEASUREMENT INFORMATION



### **VOLTAGE WAVEFORMS**

