Module 1 Logic Galis: AND, OR, NOT, NAND, NOR, Exclusive -OK, and Exclusive - NOR. Implementation of logic functions using gates. NAND - NOR implementations.

jagie galis: -

1. It is a circuit that has one, two or more uput signals and only one output signal.

the input is a voltage lover. The voltage level could be +5V and OV -5V and OV

- SV and OV + EV and OV


- 60 and ou and so ou.

These limits may be related to binary constituin of

Drepresente ON/ high/ true (T)
Orepresente OFF / low / False (F)

. Ideal Digital Signal

· The gignal have 150 cither value of 50 cov



The level changes or switching takes place in zero linie. The modern oligital signals approach this level behaviour but do not allow it

Vollage levels Vo is tright

15 Val

Diglas

Chr

Vo H

when Vois high. Vo should be 5V

Che acts as a curent

fource and Io - curent

also the output voltage should

be close to 5 valle

Vollage of any level between 5 V and Von, nin is defined as H=1=T

Von, min means min value of off walrage when

@

family of the which have.

Vormer +3.5 Vdc. Thus H=1

When Vo lies between +5Vdc to

+3.5 Vdc.

Vois low 15 Vdc 1 + 5 Vdc.

Digilar Vo=L


when Vois low then its value should be DV.

- · The circuit acts as a dement
- · It takes and Io from the lead and delivers it lo

the output vallage is close to DV. and VOL, mer is defined as L=0 = F

Vol, man nieur maximin value of output voltage whom low. example: T-T Logic allows a Vol, man = + 0.17 de.


Thus to L=0 when vollage lies between +0.1vdc to Ovde.



for TTL logic

un ine Circuit.

Switching leme: The ideal circuit has zero luine to change its level. Ilus there is never a value of output vellage which has a value that lies between in the forbiolder your /region



place vo remain within the high or the low bond.

"ty"is fall line. it is the time required for liansition from Aigh level to low lever

"to is vise line. It is the line required for transion from low level to high level.

In the above figure to it is time needed lake to change from.

On the above figure to it the line needed lake to change from 0.9 H to 1.1 L. and to it the line needed lake to charge from 1.1 L to 0.9 H.

Period and Legrency: Period(1) is the line ageic which the signal repeats it self. frequency is the reciprocal of time period $f = \frac{1}{1}$

Duly Cycle: the duly cycle is a measure of how.

symmetrical or unsymmetrical a manegorum is. It

symmetrical or unsymmetrical a manegorum is. It

may be presented in // form. If the duly

cycle is cymmetrical, then


cycle is cymmetrical, then

outgraph high (H) = Duly Cycle (Dev (L) = T/2 = 0.5 or

50%

AND Gale

- (a) This gate has two or more input and are output
- (b) It has high outiput when both or all the inpute are high
- (C) Symbol is



Y=0.0 = 6 = 0.1 = 0

=1.0 = 0 = 1.1 = 1


Y = A AND B Y = A.B


operation of Aus and nos que mulispicalece of decimial number

(d) the linear table

Inpul	Γ.	.[Cutput	
Input.	B	_	Y	_
0	0	1	0	
0	1		0	
1	0		0	
1	1		1	

(f) The diade circuit





are low, both the diades will conduct. This will result in high curent flowing in the resistance R and the veloage as the output point & will be low due to 54 being dropped to low value due to R. . when both one of the input is low and the liper is low and will low input conducts and this pulls the output vollage to a low value.

when both the enjuli are high both when both will be in our-off position so no curer from Micega R, the supply voltage 45 V of is analable as the outpet.

(9) The AND operation is logical multiplication or intersection Nor A

Y = A AND B. = A · B = A B.

(th) the and AND operation is both Commutative and associative

AB = BA (AB) C = A (BC)


(i) Application: It is used to black a transmit data en digital systems.


OR gale

- (a) This gate has two or more input and one output.
- (b) die called an OR gate because the output is high if any or all the input voltages are high


Binary additions 0+0=0 0+1=1

(e) Symbol you mulple reputs





12v] Owner Judica



Electric chr

(9) The OR operation is both Commutative and associative. Thus A+B = B+A


(A+B)+C = A+(B+C)

(h) Theren table for 3 inpur and 6 impur can be made easily.


(i)

TTL OR gates. 7432, is a TTL quad-2-input Oh gate. It is an IC having 14 pins that convain four of gates.


Pin diagram of 7432 OR gali his 14- Supply voltage +5 Vde Pin 7 - ground.








- (b) It has a two state operation
- (C) 7404 is an hex Invertex. It is an IC which contains our invertex.



Pin 14 - supply vollage +5 vdc. Pai 7 - ground.

tre su inverter can le Connected to TTL Devices.

- (d) the output of NOT gale is the complement of daysest Y = NOT A $Y = A' \text{ or } \overline{A}$
- (4) A transistor can be employed as an inverter



When

Vi = Low (OV)

The transistor cute out and then

Vo = High (50)

When

Vi = High (50)

The transistor Saturates and foces Vo to be be low.

Vo = OV

- (9) Inverter has an output which is the complement of the input.
- (h) The bubble of the inverter may be placed.
 on the output or the input

(i) Connecting two inverters in cascade

A DO Y=A OV A Y=A.

Unis aplication es called as buffering or. isolating livo circuits:


NAND and NOR as elnivered gales

(A) NAND as a universal galo


1. NAND as NOT gale




2. NAND as AND GATE



3. NAND gale foras or gete





Zu	ila la	see of	NOT gale
i	AB	Y	- ,
١	t	0	

symbol. - Do


with laste of AND O		
foul	,	ourput.
A	В	Y
0	0	0
0	1	0
l	6	0
, a	, í	1
		Α

symbol =


huter table	for XOR
A B	Y
0010	0 1

(B) NOR as a Universal gate.

(i) NOR gate as a NOT gate




(2) NOR as DR gale



A NORB = A+B


and A+B = A+B > Y = A+B

(3) NOR as AND GATE



as A NORB = A+B = A.B (De Morgani 1 sth)

4. NOR as XOR Gati



$$C = \overline{A + (\overline{A+B})}$$

$$= \overline{A} \cdot (A+B) = \overline{A} \cdot A + \overline{A} \cdot B \cdot \overline{A}B \qquad (\because \overline{A} \cdot A = 0)$$

$$D = \overline{B + \overline{A+B}}$$

$$= \overline{B} \cdot (A+B) = \overline{B} \cdot A + \overline{B} \cdot B = \overline{B} \cdot A \qquad (\because \overline{B} \cdot B = 0)$$

$$E = \overline{A \cdot B + \overline{B} \cdot A} = \overline{A+B}$$

$$A \cdot B = \overline{A+B}$$

$$A \cdot B = \overline{A+B}$$

$$A \cdot C = \overline{A \cdot B + \overline{B} \cdot A} = \overline{A+B}$$

$$A \cdot C = \overline{A \cdot B + \overline{B} \cdot A} = \overline{A+B}$$

$$A \cdot C = \overline{A \cdot B + \overline{B} \cdot A} = \overline{A+B}$$

$$A \cdot C = \overline{A \cdot B + \overline{B} \cdot A} = \overline{A+B}$$

$$A \cdot C = \overline{A \cdot B + \overline{B} \cdot A} = \overline{A+B}$$

$$A \cdot C = \overline{A \cdot B + \overline{B} \cdot A} = \overline{A+B}$$