









Exercise 8 (HW3 Problem3):

- · SCLK Requirements:
 - SCLK will be 1/16 of our system clock (50MHz/16 = 3.125MHz)
 SCLK is normally high and toggles during SPI transactions

 - Want a delay from start of transaction (SS_n fall) till first fall of SCLK
 Look back 2-slides at the waveworms. We want a bit of a "back porch" on SCLK. A time in which it is high prior to SS_n returning high.
- · Recommended SCLK implementation

 - SCLK comes from bit[3] of a 4-bit counter
 This 4-bit counter is only counts during SPI transactions (otherwise loads 4'b1011)
 - The bits of this counter are not all preset or reset, but rather a combination such that SCLK is normally high and has its first negative edge a few system clocks after the
 - · Perhaps will need to dedicate a state to creating the "back porch".
- Remember...for DUT Verilog (Verilog you intend to synthesize). If I see: always @(posedge ... This next signal better be clk or I am going to blow a gasket.

Exercise 8 (HW3 Problem3) (Testing your SPI mstr.sv): wt data[15:0] -SPI mstr tb · Create SPI mstr.sv block Download ADC128S.sv (model of A2D converter on DE0-Nano, and a SPI slave) Also download SPI_ADC128S.sv (child of ADC128S.sv that you need) Create a testbench in which the SPI_mstr.sv drives the ADC128S. Test and debug. • To read a channel from the ADC128S you send: {2'b00,chnl[2:0],11'h000} (i.e. the channel is specified by bits [13:11] of the packet you send. During a read the ADC128S is returning the channel you requested in the last SPI packet. Since it obviously cannot respond with data for the current SPI packet since you are just now telling it what channel you want.

Exercise 8 (HW3 Problem3) (Testing your SPI mstr.sv): The response of ADC128S is: 0xC00 + chnnl for the first two reads. The 0xC00 part decrements by 0x10 for every 2 reads. For the first read it assumes you are reading channel 0 so it would return 0xC00.

• If you gave it 4 reads in a row:

NOTE: when performing consecutive reads to the ADC128S.sv model you have to give it a clock period to breath between transactions. So delay one system clock after \emph{done} before sending another SPI transaction.

Channel Read	Expected Response	Description:
2	0xC00	You are requesting channel 2 for next time, but it returns channel 0 for first read.
2	0xC02	Has not decremented 0xC00 by 0x10 yet, but this is channel 2 from last request
3	0xBF2	Two reads have been performed so it decremented by 0x10, but this is still channel 2.
3	0xBF3	This is a channel 3 response from last request

- Submit:
 SPI_mstr.sv (this is individual exercise, everyone submits their own)
 Your testbench (SPI_mstr_tb.sv) (should be self-checking, and I recommend what is shown in table above)
 - Output from your self checking test bench proving you ran it successfully