## Computer Sciences Department University of Wisconsin-Madison CS/ECE 552 — Introduction to Computer Architecture In-Class Exercise (04/09)

Answers to all questions should be uploaded on Canvas.

- 1. [1 point] From the textbook (Twist on Check Yourself 4.10): State whether the following techniques or components are associated primarily with a software- or hardware-based approach to exploiting ILP. In some cases, the answer may be both:
  - 1. Branch prediction
  - 2. Multiple issue
  - 3. VLIW
  - 4. Superscalar
  - 5. Dynamic scheduling
  - 6. Out-of-order execution
  - 7. Speculation
  - 8. Reorder buffer
  - 9. Register renaming

Given that the answer to 4 (superscalar) is "hardware", why is it not also associated with software?

Whateathen allows it to hardle by Compiler and without you are don't have to worm when that: [9 points] Consider the following MIPS assembly program running on our standard fivestage pipeline with full forwarding and bypassing:

(a) [3 points] Reorder the assembly instructions above such that the program executes with the **minimum number of cycles** on the five-stage pipeline with full forwarding and bypassing. Your reordered code should not change the program's output. Do not add/remove/modify any instructions; **only reordering is allowed**. How many cycles does it take to execute the reordered program (from the IF stage of the first instruction to the WB stage of the last)?

(n) \$to, 0(\$52)

In \$to, 4(\$to)

and \$52,\$to,\$t!

In \$te, (\$\beta) 4(\$\fo)

Sub \$to, \$50,\$52

Sub \$to, \$to, \$to

In \$12, \$2,0(\$to)

or \$51, \$ta, \$to

add \$tl, \$12.851

FDXMW B7 8 9 10 ((1)215/4)

FDXMW B)

FDXMW B)

FDXMW B)

FDXMW B)

FDXMW B)

FDXMW B

FDXMW

(b) [3 points] Assume the physical register map table and free list are initialized as follows:

Map T	able
Architectural Reg	Physical Reg
\$t0	RIRI R 8 P 9
\$t1	P2 114 211 21
\$t2	R3 P4 PK
\$s0	P4
\$s1	PS PS
\$s2	P6

\$\$2	P6	2 700
		NA P15 P16, P17, P18, P20
Free List	7, P8, P9, P10, P11, P12, P13, 1	PM, P15, P16, P17, P18, P20
	1, 1, 1, 1	tage with physical registers)

Apply register renaming (i.e., replace the architectural registers with physical registers) to the **original assembly program** above (not your reordered version), filling in the blanks below with physical registers. Instructions must be renamed in program order. Pop registers from the free list from left to right. You do not need to push registers back onto the free list.

(c) [3 points] Reorder your renamed instructions (from 2B) such that the program executes with the minimum number of cycles on the five-stage pipeline with full forwarding and add/remove/modify any instructions; only reordering is allowed. How many cycles does instruction to the WB stage of the last)?

lw P7,0(Pb)

sub (11,124,Pb

lw (18)4(P7)

and (198)

and (198)

and (1, (198))

795nb P1, P1, P11

ln P12,0(P9) or P13, P12, P9 add P14, P12, P13

