

MT7615 802.11ac Wi-Fi 4x4 Dual-band Single Chip

Version: 0.33

Release date: 2015-10-29

© 2015 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Specifications are subject to change without notice.



Document Revision History

Revision	Date	Author	Description
0.1	2014-12-23	YW Lin	Initial draft
0.2	2014-12-26	YW Lin	
0.21	2015-01-02	Ben Lin	Updated features and pin layout
0.3	2015-08-18	CH Hung	Update Performance & Current consumption
0.31	2015-08-21	CH Hung	Update feature and pin layout
0.33	2015-10-29	CH Hung	Update DVDD11 range to TBD



Table of Contents

Docu	ıment	t Revision Historyontents	2
Tabl			
1	Syste	em Overview	5
	1.1	General Descriptions	5
	1.2	Features	5
	1.3	Operation Systems Support	6
	1.4	Block Diagram	6
2	Prod	uct Descriptions	7
	2.1	Pin Layout	7
	2.2	PIN Description	
	2.3	Strapping Option	.11
	2.4	IO Control Option	
	2.5	Package Information	13
	2.6	Ordering Information	14
	2.7	TOP Marking Information	15
3	Elect	rical Characteristics	16
	3.1	Absolute Maximum Rating	16
	3.2	Recommended Operating Range	16
	3.3	DC Characteristics	16
	3.4	Thermal Characteristics	.17
	3.5	Current Consumption	.17
		3.5.1 WLAN Current Consumption	.17
	3.6	Wi-Fi RF Specification	18
		3.6.1 Wi-Fi RF Block Diagram	18
		3.6.2 Wi-Fi 2.4GHz Band RF Receiver Specifications	18
		3.6.3 Wi-Fi 2.4GHz Band RF Transmitter Specifications	20
		3.6.4 Wi-Fi 5GHz Band RF receiver specifications	20
		3.6.5 Wi-Fi 5GHz Band RF Transmitter Specifications	
	3. 7	PMU Electrical Characteristics	23
4	Func	tional Specification	24
		System	
		4.1.1 Power Management Unit	24
		4.1.2 EFUSE	24
		4.1.3 GPIO	25
	4.2	Host Interface Architecture	25
	Y	4.2.1 PCI Express	25
	4.3	MCU Subsystem	25
		4.3.1 Network MCU Subsystem	25
		4.3.2 Radio MCU Subsystem	25
	4.4	Wi-Fi Subsystem	26
		4.4.1 Wi-Fi MAC	26



4.4.2	WLAN Baseband		26
4.4.3	WLAN RF	4	27
Lists of Tables	and Figures		
		y	
Table 2-1. Pin desc	criptions		7
Table 2-2. Strapp	ing option		11
Table 2-3. IO con	trol option		12
Table 2-4. Orderin	ng information		14
Table 3-1. Absolut	e maximum ratings		16
Table 3-2. Recomi	mended operating range		16
Table 3-3. DC desc	cription		16
Table 3-4. Therma	al information		17
Table 3-5. WLAN	current consumption		17
Table 3-6. 2.4GHz	RF receiver specifications		18
Table 3-7. 2.4GHz	RF transmitter specifications		20
Table 3-8. 5GHz R	RF receiver specifications		20
Table 3-9. 5GHz R	CF transmitter specifications		22
Table 3-10. PMU e	electrical characteristics		23
Figure 1-1. MT761	5 block diagram		6
Figure 2-1. Top vie	ew of MT7615 DRQFN pin-out		7
Figure 2-2. Packa	ge outline drawing		13
Figure 2-3. Packa	ge outline drawing parameters		14
Figure 2-4. Top m	narking		15
Figure 3-1 2.4/5G	Hz RF front-end configuration		18
Figure 4-1. PMU b	olock diagram		24



1 System Overview

1.1 General Descriptions

MT7615 is a highly integrated Wi-Fi single chip which supports 1733 Mbps PHY rate. It fully complies with IEEE 802.11ac and IEEE 802.11 a/b/g/n standards, offering feature-rich wireless connectivity at high standards, and delivering reliable, cost-effective throughput from an extended distance.


Optimized RF architecture and baseband algorithms provide superb performance and low power consumption. Intelligent MAC design deploys a high efficient offload engine and hardware data processing accelerators which completely offloads Wi-Fi task of the host processor. MT7615 is designed to support standard based features in the areas of security, quality of service and international regulations, giving end users the greatest performance any time and in any circumstance.

MT7615 supports concurrent dual-band operation at 5GHz and 2.4GHz band (DBDC, Dual-Band-Dual-Concurrent). It enables diversified applications that require one link at 2.4GHz band, and the other at less crowded 5GHz band simultaneously.

With the advent of 802.11ac, multiuser MIMO (MU-MIMO) is defined. MT7615 supports MU-MIMO with different configurations. An AP is able to use its antenna arrays to transmit multiple frames to different clients at the same time and over the same frequency spectrum.

1.2 Features

- Supports 4x4 4SS 11ac wave2 MU-MIMO and 160MHz channels
- MU-MIMO configurations of
 - 4 users: 4*1ss
 - 3 users: 2*1ss + 1*2ss or 3*1ss
 - 2 users: 2*2ss or 1*1ss + 1*2ss or 2*1ss
- Supports 5, 10, 20, 40, 80, 80+80, and 160MHz channels
- Embedded ARM Cortex R4 processor for full host CPU offload
- Embedded 32-bit RISC microprocessor
- iNIC Gen2 with full Wi-Fi offload
- Highly integrated RF with 40nm low power process
- 4T4R with support of up to 1733Mbps PHY rate
- Configurable 4x4/3x3 or 2x2n+2x2ac DBDC
- Noise mitigation:
 - Supports background scan function for fast channel switching
 - Supports spectrum analysis for non-Wi-Fi signals
- Intelligent power saving
- Hardware-based Airtime Fairness (QoS)
- Integrate high efficiency internal 2.4G/5G PAs





- Intelligent Calibration (iCal) reduces the production time
- Supports external PA/LNA/TRSW design
- Proprietary LTE coexistence over UART
- WoWLAN via GPIO (client mode), supports Host Sleep (AP mode)
- Compact 12mm*12mm DRQFN118 package with PCIe Gen2 interface

1.3 Operation Systems Support

- Linux
- OpenWrt
- Android

1.4 Block Diagram




Figure 1-1. MT7615 block diagram

2 Product Descriptions

2.1 Pin Layout

MT7615 uses a 118 pins DR-QFN package. The pin order is shown below.

		99	100		101	02	10	103	14	1	105	1	106		107	8	1	109	110	11		112	113	14	1	115	116	7	11	118	1	
		AVDD16_WF2_TRSX	4VDD83_BBPLL		AVDD83_WF1_PA_A	# Calcal	WEI BED 0	GND		o at 13m condition	WF1 AUX RXIN A		WF1_AUX_RXIN_G		AVDD83_WF1_TX_G			WF1_RFION_G	AVDD83_WFO_PA_A	H_014_0W		GND	AVDD83_WF0_TX_A		o Mixa XII o Cam	WFO_AUX_RXIN_G	AVDD83_WF0_TX_G	-	WPO RFIDP G	WPO_RFION_G		
N_G	WF2_RFION											<i>j</i>	\ <u>\</u>			Z																AVDD16_WF0_TRSX AVDD16_WF0_SX
DP_G	WF2_RFIOP	Ì															Z														-	AVDD16_X0 AVSS16_X0
2_TX_A	AVDD33_WF2_	Ì												7																		XO NC
RXIN_G	WF2_AUX_RX														7																-	CLK_OUT_N CLK_OUT_P
RXIN_A	WF2_AUX_RX																6		1												-	AVSS16_XO
	GND																														-	AVDD16_WF0_LF GPI032
	WF2_RFIO_	}																	abla													DVDD11 GPI033
	AVDD33_WF2_																	Y														GPI034 GPI035
	WF3_RFION	}																			1											GPI036 GPI037
	WF3_RFIOP																															DVDD33 GPIO0
	AVDD33_WF3_)											-	GPI01 GPI02
																																GPIO3 GPIO4
	WF3_AUX_RX																															GPIOS DVDD11
	WF3_AUX_RX																															GPIO6 GPIO7
	AVDD33_WF3_	ļ																				,										GPIOS/EEFL_CS GPIOS/EE_CLK
	GND	ļ																					7	,	5	Z						GPIO10/EE_MOSI GPIO11/EE_MISO
O_A	WF3_RFIO_	ļ																							K							DVDD11
	GND	,																						7			A					GPI012 GPI013
F3_TRX	AVDD16_WF3	ļ																							Y							GPI014/LED_WLAN GPI015/LED_WPS
	DVDD11	ļ																							/							WAKE_N CLK_REQ_N
11	DVDD11						Ĭ		Y	Ţ		·····				Y	T	କୁ ନ							T	7			<u> </u>		ļ	GPI016
		TTOOVO	TTGGVG	9	GPI080	GPI028	GPICQ7	GPID26	GPID24	G PICQ3	GPIC22	GPIO21	TTGGVG	GPID20	GPOUP	GPID18	GPIO40	GPIO89/UTE_UART_TX	DV TEST OF	PERST_N	PCIE_RXP	RCIE_RXN	AUSS 12_PCIE	AVDD83_PCIE	PCIE_TXN	AVSS 12_PCIE PCIE_VRT	PCIE_CLAP	CIDO	а√оры спо	GPIOIZ	AVDDB3	
												1	!							i											S	
		78	77	5 7	75 74	73	72	71 10	69	68	67	66	65	3 64	62 62	61	60	59 58	57 56	55	54	53 52	51 0	49	43	47 46	45 4	43	42	41	40	

Figure 2-1. Top view of MT7615 DRQFN pin-out

2.2 PIN Description

Table 2-1. Pin descriptions

DRQFN 118	Pin name	Pin description	Default PU/PD	I/O	Supply domain
--------------	----------	-----------------	------------------	-----	---------------

MediaTek Confidential © 2015 MediaTek Inc. Page 7 of 28



DRQFN 118	Pin name	Pin description	Default PU/PD	I/O	Supply domain
Reset ar	nd clocks				1
56	LDO_RST_N	External system reset active low	PU	Input	DVDD33
5	XO	Crystal input or external clock input	N/A	Input	AVDD16_XO
PCIe int	erface		7/		
37	WAKE_N	Request system to wake from the sleep/suspend state	PU	In/out	DVDD33
38	CLK_REQ_N	Reference clock request signal	PD	In/out	DVDD33
55	PERST_N	PCIe functional reset	PU	Input	DVDD33
44	PCIE_CLKN	PCIe differential reference clock	N/A	Input	AVDD33_PCIE
45	PCIE_CLKP	PCIe differential reference clock	N/A	Input	AVDD33_PCIE
48	PCIE_TXN	PCIe transmit differential pair	N/A	Output	AVDD33_PCIE
50	PCIE_TXP	PCIe transmit differential pair	N/A	Output	AVDD33_PCIE
52	PCIE_RXN	PCIe receive differential pair	N/A	Input	AVDD33_PCIE
54	PCIE_RXP	PCIe receive differential pair	N/A	Input	AVDD33_PCIE
46	PCIE_VRT	PCIe resister reference	N/A	Analog	
EEPRO	M/flash interface		•		
28	GPIO8/EEFL_CS	External chip select	PD	In/out	DVDD33
29	GPIO9/EE_CLK	External clock	PD	In/out	DVDD33
30	GPIO10/EE_MOSI	External memory data output	PD	In/out	DVDD33
31	GPIO11EE_MISO	External memory data input	PD	In/out	DVDD33
Progran	nmable I/O	4	•		
11	GPIO32	Programmable input/output	PD	In/out	DVDD33
13	GPIO33	Programmable input/output	PD	In/out	DVDD33
14	GPIO34	Programmable input/output	PD	In/out	DVDD33
15	GPIO35	Programmable input/output	PD	In/out	DVDD33
16	GPIO36	Programmable input/output	PD	In/out	DVDD33
17	GPIO37	Programmable input/output	PD	In/out	DVDD33
19	GPIOo	Programmable input/output	PD	In/out	DVDD33
20	GPIO1	Programmable input/output	PD	In/out	DVDD33
21	GPIO2	Programmable input/output	PD	In/out	DVDD33
22	GPIO3	Programmable input/output	PD	In/out	DVDD33
23	GPIO4	Programmable input/output	PD	In/out	DVDD33
24	GPIO5	Programmable input/output	PD	In/out	DVDD33
26	GPIO6	Programmable input/output	PD	In/out	DVDD33
27	GPIO ₇	Programmable input/output	PD	In/out	DVDD33
28	GPIO8	Programmable input/output	PD	In/out	DVDD33
29	GPIO9	Programmable input/output	PD	In/out	DVDD33
30	GPIO10	Programmable input/output	PD	In/out	DVDD33
31	GPIO11	Programmable input/output	PD	In/out	DVDD33
33	GPIO12	Programmable input/output	PD	In/out	DVDD33
34	GPIO13	Programmable input/output	PD	In/out	DVDD33



DRQFN 118	Pin name	Pin description	Default PU/PD	I/O	Supply domain
39	GPIO16	Programmable input/output	PU	In/out	DVDD33
41	GPIO17	Programmable input/output	PU	In/out	DVDD33
61	GPIO18	Programmable input/output	PU	In/out	DVDD33
62	GPIO19	Programmable input/output	PU	In/out	DVDD33
64	GPIO20	Programmable input/output	PU	In/out	DVDD33
66	GPIO21	Programmable input/output	PD	In/out	DVDD33
67	GPIO22	Programmable input/output	PD	In/out	DVDD33
68	GPIO23	Programmable input/output	PD	In/out	DVDD33
69	GPIO24	Programmable input/output	PU	In/out	DVDD33
70	GPIO25	Programmable input/output	PU	In/out	DVDD33
71	GPIO26	Programmable input/output	PU	In/out	DVDD33
72	GPIO27	Programmable input/output	PU	In/out	DVDD33
73	GPIO28	Programmable input/output	PU	In/out	DVDD33
74	GPIO29	Programmable input/output	PD	In/out	DVDD33
75	GPIO30	Programmable input/output	PD	In/out	DVDD33
76	GPIO31	Programmable input/output	PD	In/out	DVDD33
60	GPIO40	Programmable input/output	PD	In/out	DVDD33
LED					
35	GPIO14/LED_WLAN	Programmable open-drain LED controller	PU	In/out	DVDD33
36	GPIO15/LED_WPS	Programmable LED controller	PU	In/out	DVDD33
WIFI ra	dio interface				
83	WF3_RFIO_A	WF3 RF a-band RF port	N/A	In/Out	
86	WF3_AUX_RXIN_A	WF3 RF a-band auxiliary RF LNA port	N/A	Input	
87	WF3_AUX_RXIN_G	WF3 RF g-band auxiliary RF LNA port	N/A	Input	
89	WF3_RFIOP_G	WF3 RF g-band RF port	N/A	In/Out	
90	WF3_RFION_G	WF3 RF g-band RF port	N/A	In/Out	
92	WF2_RFIO_A	WF2 RF a-band RF port	N/A	In/Out	
94	WF2_AUX_RXIN_A	WF2 RF a-band auxiliary RF LNA port	N/A	Input	
95	WF2_AUX_RXIN_G	WF2 RF g-band auxiliary RF LNA port	N/A	Input	
97	WF2_RFIOP_G	WF2 RF g-band RF port	N/A	In/Out	
98	WF2_RFION_G	WF2 RF g-band RF port	N/A	In/Out	
102	WF1_RFIO_A	WF1 RF a-band RF port	N/A	In/Out	
105	WF1_AUX_RXIN_A	WF1 RF a-band auxiliary RF LNA port	N/A	Input	
106	WF1_AUX_RXIN_G	WF1 RF g-band auxiliary RF LNA port	N/A	Input	
108	WF1_RFIOP_G	WF1 RF g-band RF port	N/A	In/Out	
109	WF1_RFION_G	WF1 RF g-band RF port	N/A	In/Out	
111	WFo_RFIO_A	WFo RF a-band RF port	N/A	In/Out	
114	WFo_AUX_RXIN_A	WFo RF a-band auxiliary RF LNA port	N/A	Input	
115	WFo_AUX_RXIN_G	WFo RF g-band auxiliary RF LNA port	N/A	Input	
117	WFo_RFIOP_G	WFo RF g-band RF port	N/A	In/Out	



DRQFN 118	Pin name	Pin description	Default PU/PD	I/O	Supply domain
118	WFo_RFION_G	WFo RF g-band RF port	N/A	In/Out	
7	CLK_OUT_N	XTAL buffered clock output	N/A	Output	
8	CLK_OUT_P	XTAL buffered clock output	N/A	Output	
PMU					
43	CLDO	LDO 1.15V output	N/A	Output	
42	AVDD16_CLDO	Digital LDO 1.68V power supply	N/A	Power	
40	AVDD33	3.3V power supply	N/A	Power	
LTE coe	xistence				
58	GPIO38/LTE_UART_ RX	UART RX	PU	In/out	DVDD33
59	GPIO39/LTE_UART_ TX	UART TX	PU	In/out	DVDD33
Power s	upplies				
18, 63	DVDD33	Digital 3.3v I/O power supply	N/A	Power	
12, 25, 32,57,65 ,77,78,7 9, 80	DVDD11	Digital 1.15v core power supply	N/A	Power	
49	AVDD33_PCIE	PCIe 3.3V power supply	N/A	Power	
53	AVDD12_PCIE	PCIe 1.2V power supply	N/A	Power	
85	AVDD33_WF3_TX_A	RF 3.3v power supply	N/A	Power	
88	AVDD33_WF3_TX_G	RF 3.3v power supply	N/A	Power	
91	AVDD33_WF2_PA_A	RF 3.3v power supply	N/A	Power	
96	AVDD33_WF2_TX_A	RF 3.3v power supply	N/A	Power	
99	AVDD16_WF2_TRSX	RF1.68v power supply	N/A	Power	
100	AVDD33_BBPLL	BBPLL 3.3v power supply	N/A	Power	
101	AVDD33_WF1_PA_A	RF 3.3v power supply	N/A	Power	
104	AVDD33_WF1_TX_A	RF 3.3v power supply	N/A	Power	
107	AVDD33_WF1_TX_G	RF 3.3v power supply	N/A	Power	
110	AVDD33_WFo_PA_A	RF 3.3v power supply	N/A	Power	
113	AVDD33_WFo_TX_A	RF 3.3v power supply	N/A	Power	
116	AVDD33_WFo_TX_G	RF 3.3v power supply	N/A	Power	
81	AVDD16_WF3_TRX	RF 1.68v power supply	N/A	Power	
1 /	AVDD16_WF0_TRSX	RF 1.68v power supply	N/A	Power	
2	AVDD16_WF0_SX	RF 1.68v power supply	N/A	Powers	
3	AVDD16_XO	XTAL 1.68v power supply	N/A	Power	
10	AVDD16_WFo_LF	RF 1.68v power supply	N/A	Power	
47,51	AVSS12_PCIE	PCIe ground	N/A	Ground	
4,9	AVSS16_XO	XTAL ground	N/A	Ground	
82,84,9 3,103,11 2	GND	RF ground	N/A	Ground	

Confidential A

DRQFN 118	Pin name	Pin description	Default PU/PD	I/O	Supply domain
6	NC	Reserved	N/A	N/A	
E-PAD	VSS	Ground	N/A	Ground	

2.3 Strapping Option

Four pins are used to set up the default status of the chip for different normal mode applications. The pins are all internally pulled down. Users can connect the pin with an external small resistor (1K Ω or less) to VDD33 when they want to change the application. Those pins are sampled at Power-On-reset to determine the default status.

GPIO7 is used to identify if the external EEPROM or the internal Efuse is used. GPIO10 is used for testing purpose, and the user should set up normal mode for normal application.

Table 2-2. Strapping option

Name	Usage	Definition	Power down Pull setting ⁽¹⁾	Default strap pull setting ⁽²⁾	Normal mode pull setting ⁽³⁾
GPIO6	co-clock input source selection	o: use xtal clock as co-clock input 1: use external clock as co-clock input	High-Z	Pull Down, 75K ohm	Pull Down, 75K ohm (PU/PD adjustable)
GPIO ₇	EEPROM selection	o: EFUSE 1: EEPROM	High-Z	Pull Down, 75K ohm	Pull Down, 75K ohm (PU/PD adjustable)
GPIO8	co-clock mode selection	o: current mode 1: voltage mode (co-clock output buffer is default turned on)	High-Z	Pull Down, 75K ohm	Pull Down, 75K ohm (PU/PD adjustable)
GPIO10	test mode selection	o: normal mode 1: test mode	High-Z	Pull Down, 75K ohm	Pull Down, 75K ohm (PU/PD adjustable)

Note:

- 1) PAD pull-up/pull down setting when I/O 3.3V power is not ready.
- 2) PAD pull-up/pull down setting in strapping mode, i.e. power on reset is asserted or LDO_RST_N is LOW.
- 3) PAD pull-up/pull down setting in normal mode, i.e. power on reset is de-asserted and LDO_RST_N is HIGH.



2.4 IO Control Option

MT7615 provides 41 configurable I/O functions to support diversified applications. The IO functions can be configured through the control register PINMUX_SEL. It supports external front-end module on dual bands for high power requirement. Open drained IOs are available for WLAN LED. The most common configuration is listed in the table below.

Table 2-3. IO control option

4				
	PAD Name	Function 0	Function 1	Function 2
11	PAD GPIO32	gpio[32] (I/O)	antsel 0[19] (O)	
12	PAD GPIO33	gpio[33] (I/O)	antsel 0[18] (O)	
_	PAD GPIO34	gpio[34] (I/O)	antsel 0[17] (O)	
_	PAD GPIO35	gpio[35] (I/O)	antsel 0[16] (O)	
_	PAD GPIO36	gpio[38] (I/O)	antsel 0[15] (O)	
_	PAD GPIO37	gpio[37] (I/O)	antsel 0[14] (O)	
_	PAD GPIO0	gpio[0] (I/O)	antsel 0[13](O)	
_	PAD GPIO1	gpio[1] (I/O)	antsel 0[12] (O)	
_	PAD GPIO2	gpio[2] (I/O)	antsel 0[11](0)	
_	PAD GPIO3	gpio[3] (I/O)	antsel 0[10](O)	
	PAD GPIO4	gpio[4] (I/O)	antsel 0[9] (O)	n9 debug uart tx (O)
_	PAD GPIO5	gpio[5] (I/O)	antsel 0[8] (O)	or4 debug uart tx (O)
	PAD GPIO6	gpio[8] (I/O)	antsel 0[7] (O)	u+ debug dail bt(0)
_	PAD GPI07	gpio[7] (I/O)	antsel 0[6] (O)	
	PAD GPIO8	gpio[8] (I/O)	antsel 0[5] (O)	
_	PAD GPIO9	gpio[9] (I/O)	antsel 0[4] (O)	
_	PAD GPIO10	gpio[10] (I/O)	antsel 0[3] (O)	
_	PAD GPIO11	gpio[11] (I/O)	antsel 0[2] (O)	
_	PAD GPIO12	gpio[12] (I/O)	antsel 0[1] (0)	
	PAD_GPIO13	gpio[13] (I/O)	antsel 0[0] (O)	rbist ok (I)
	PAD GPIO14	led wlan od (I/O)	aniser ojojijoj	gpio[14] (I/O)
_	PAD GPIO15	led wps (O)		gpio[15] (I/O)
39	PAD GPIO16	eint in[0] (I)		gpio[16] (I/O)
_	PAD GPIO17	eint in[0] (I)		gpio[17] (I/O)
	PAD GPIO38	Ite uart rx (I)		gpio[38] (I/O)
59	PAD GPIO39	Ite uart tx (O)	eint in[2] (I)	gpio[39] (I/O)
60	PAD GPIO40	gpio[40] (I/O)	eint in[3] (I)	gpiologiting
61	PAD GPIO18	n9 debug uart tx (O)	antsel 1[13] (O)	gpio[18] (I/O)
	PAD GPIO19	mou jtms (I)	antsel 1[12] (O)	gpio[19] (I/O)
	PAD_GPIO20	may jtrist b (I)	antsel 1[11] (O)	gpio[20] (I/O)
66	PAD GPIO21	mou itok (I)	antsel 1[10] (O)	gpio[21] (I/O)
67	PAD GPIO22	mcu įtdi (I)	antsel 1[9] (O)	gpio[22] (I/O)
68	PAD GPIO23	mcu jtdo (O)	antsel 1[8] (O)	gpio[23] (I/O)
69	PAD GPIO24	mcu dbgin (I)	antsel 1[7] (O)	gpio[24] (I/O)
	PAD_GPI025	mcu dbgackn (O)	antsel 1[6] (O)	gpio[25] (I/O)
72	PAD_GPIO26	or4 debug uart tx (O)	antsel 1[5] (O)	gpio[26] (I/O)
74	PAD_GPI027	a4 jtms (I/O)	antsel 1[4] (0)	gpio[27] (I/O)
_	PAD GPIO28	cr4 jtrst b (I)	antsel 1[3] (O)	gpio[28] (I/O)
	PAD GPIO29	or4 jtok (I)	antsel 1[2] (O)	gpio[29] (I/O)
	PAD GPIO30	cr4 jtdi (I)	antsel 1[1] (0)	gpio[30] (I/O)
_	PAD_GPIO31	a4 jtdo (O)	antsel 1[0] (O)	gpio[31] (I/O)
		u+ [lu0 (0)	Jamber IJUJ (U)	Abiolo II (I/O)



2.5 Package Information




Figure 2-2. Package outline drawing



						1
	Item	SYMBOL	MIN.	NOM.	MAX.	
	TOTAL THICKNESS	Α	0.80	0.85	0.90	
	LEAD STAND OFF.	A1	0.00	0.02	0.05	
	MOLD THICKNESS	A2	0.65	0.70	0.75	
	L/F THICKNESS	A3		0.15 RE		
	LEAD WIDTH	b	0.18	0.22	0.30	
		D		7	7	
	PACKAGE SIZE	E	11.90	12.00	12.10	
		D1	/	11.75 BS	SC .	
	Mold Edge size	E1		11.75 BS		
		D2	7.60	7.70	7.80	
	E-PAD size	E2	7.90	7		
	LEAD LENGTH			8.00	8.10	
	LEAD LENGTH	L/	0.30	0.40	0.50	
	LEAD PITCH (BSC.)	eT		0.50 BS	C	
	LEAD PITCH (BSC.)	eR		0.65 BS	С	
	ANGLE	01	5*		15°	
	LEAD ARC	R	0.09		0.14	
	Lead to E-PAD Toler-ance	K	0.20			
	PKG EDGE TOLER-ANCE	aaa		0.10		
	PACKAGE PROFILE OF A SURFACE			0.10		
	LEAD PROFILE OF A SURFACE	ccc		0.10		
	LEAD POSITION	ddd		0.05		
	LEAD PROFILE OF A SURFACE	eee		0.08		
	EPAD POSTION	fff		0.10		
	Mold edge OF A & C SURFACE	ggg		0.20		
- 1						1

Figure 2-3. Package outline drawing parameters

2.6 Ordering Information

Table 2-4. Ordering information

Part number	Package	Operational temperature range
MT7615N	12*12*0.85 mm 118-DRQFN	TBD



Confidential A

2.7 TOP Marking Information

MEDIATEK

MT7615N

DDDD-####

BBBBBBB

MT7615N : Part number

DDDD : Date code

: Internal control code

BBBBBBB : Lot number

Figure 2-4. Top marking



3 Electrical Characteristics

3.1 Absolute Maximum Rating

Stresses beyond those conditions indicated in this section may cause permanent damage to the device.

Table 3-1. Absolute maximum ratings

Symbol	Parameters	Max. rating	Unit
AVDD33	3.3V supply voltage	-0.3 to 3.63	V
DVDD33	3.3V supply voltage	-0.3 to 3.63	V
AVDD16	1.68V supply voltage	-0.3 to 1.77	V
DVDD11	1.15V supply voltage	-0.3 to 1.265	V
T_{STG}	Storage temperature	-40 to +125	°C
VESD	ESD protection (HBM)	2000	V

3.2 Recommended Operating Range

Functional operation beyond those conditions indicated in this section is not recommended.

Table 3-2. Recommended operating range

Symbol	Rating	Min.	Typ.	Max.	Unit
AVDD33	3.3V supply voltage	2.97	3.3	3.63	V
DVDD33	3.3V supply voltage	2.97	3.3	3.63	V
AVDD16	1.68V supply voltage	1.6	1.68	1.77	V
DVDD11	1.15V supply voltage	TBD	1.15	TBD	V
TAMBIENT	Ambient temperature	-10	-	70	°C

3.3 DC Characteristics

 $Table\ 3\text{-}3.\ DC\ description$

Symbol	Parameter	Conditions	Min.	Max.	Unit
$V_{\rm IL}$	Input low voltage	LVTTL	-0.28	0.6	V
Vih	Input high voltage		2.0	3.63	V
V_{T-}	Schmitt trigger negative going threshold voltage	LVTTL	0.68	1.36	V
V_{T+}	Schmitt trigger positive going threshold voltage		1.36	1.7	V
Vol	Output low voltage	I _{OL} = 1.6~14 mA	-0.28	0.4	V

Confidential A

Symbol	Parameter	Conditions	Min.	Max.	Unit
Voh	Output high voltage	I _{OH} = 1.6~14 mA	2.4	VDD33+0.33	V
R_{PU}	Input pull-up resistance	PU=high, PD=low	40	190	ΚΩ
R_{PD}	Input pull-down resistance	PU=low, PD=high	40	190	ΚΩ

3.4 Thermal Characteristics

Table 3-4. Thermal information

Symbol	Description	Performance		
	Description	Тур.	Unit	
$T_{ m J}$	Max. junction temperature (plastic package)	125	°C	
$\Theta_{ m JA}$	Junction to ambient temperature thermal resistance[1]	15.73	°C/W	
$\Theta_{ m JC}$	Junction to case temperature thermal resistance	4.86	°C/W	
$\Psi_{ m Jt}$	Junction to the package thermal resistance	1.11	°C/W	

Note:

[1] JEDEC 4L 51-7 system FR4 PCB size: 76.2*114.3mm

3.5 Current Consumption

3.5.1 WLAN Current Consumption

Table 3-5. WLAN current consumption with integrated PA/LNA

Description	Perforn	nance
Description	Typ.	Unit
Sleep mode	5	mA
2.4GHz RX Active, HT40, MCS31	350	mA
5GHz RX Active, VHT80, MCS9, Nss=4	710	mA
RX Power saving, DTIM=1	62	mA
RX Listen, BW80, Nss=4	355	mA
2.4GHz TX HT40, MCS31, @17.5dBm	1115	mA
2.4GHz TX HT40, MCS23, @17.5dBm	917	mA
5GHz TX VHT80, MCS9, Nss=4, @15dBm	1228	mA
5GHz TX VHT80, MCSo, Nss=4, @18.5dBm	1436	mA
2.4GHz TX CCK, 1Mbps @21.5dBm (2T)	870	mA

Note: TX power is measured at antenna port.



3.6 Wi-Fi RF Specification

3.6.1 Wi-Fi RF Block Diagram

The frond-end loss with diplexer:

- 2.4GHz insertion loss is 1.5 dB 1
- 5GHz insertion loss is 1.5 dB




Figure 3-1 2.4/5GHz RF front-end configuration

3.6.2 Wi-Fi 2.4GHz Band RF Receiver Specifications

The specification in table below is defined at the antenna port, which includes the frond-end loss. (Assume FE loss=1.5dB)

Table 3-6. 2.4GHz RF receiver specifications

Parameter	Description	Performance			
Farameter	Description	Min.	Typ.	Max.	Unit

MediaTek Confidential © 2015 MediaTek Inc. Page 18 of 28



	~	Performance			
Parameter	Description	Min.	Typ.	Max.	Unit
Frequency range		2412	-	2484	MHz
	1 Mbps CCK	-	-97	-	dBm
D3/ '.' '.	2 Mbps CCK	- 人	-94	-	dBm
RX sensitivity RX sensitivity RX sensitivity BW=20MHz Mixed Mode 800ns Guard Interval Non-STBC RX sensitivity BW=40MHz Mixed Mode 800ns Guard Interval Non-STBC	5 Mbps CCK		-92	-	dBm
	11 Mbps CCK	A	-89	-	dBm
	6 Mbps OFDM	(- 7	-94	-	dBm
	9 Mbps OFDM		-91.5	-	dBm
	12 Mbps OFDM	\-\	-91	-	dBm
DV gangitivity	18 Mbps OFDM) -	-88.5	-	dBm
KX sensitivity	24 Mbps OFDM	-	-85	-	dBm
	36 Mbps OFDM	-	-82	-	dBm
	48 Mbps OFDM	-	-77.5	-	dBm
	54 Mbps OFDM	-	-76.5	-	dBm
	MCS o	-	-93.5	-	dBm
	MCS 1	-	-90	-	dBm
RX sensitivity	MCS 2	-	-87.5	-	dBm
2	MCS 3	-	-84.5	-	dBm
Mixed Mode	MCS 4	-	-81	-	dBm
	MCS 5	-	-77	-	dBm
Non-STBC	MCS 6	-	-75.5	-	dBm
	MCS 7	-	-74	-	dBm
	MCS 31	-	-73.5	-	dBm
	MCS o	-	-90	-	dBm
	MCS 1	-	-87	-	dBm
PV concitivity	MCS 2	-	-84.5	-	dBm
	MCS 3	-	-81.5	-	dBm
	MCS 4	-	-78	-	dBm
	MCS 5	-	-74	-	dBm
Non-STBC	MCS 6	-	-72.5	-	dBm
	MCS 7	-	-71	-	dBm
7	MCS 31	-	-70.5	-	dBm
	11 Mbps CCK	-	-5	-	dBm
Maximum receive level	6 Mbps OFDM	-	-10	-	dBm
	54 Mbps OFDM	-	-10	-	dBm
	MCSo	-	-10	-	dBm
	MCS7	-	-10	-	dBm
7	1 Mbps CCK	-	Note*	-	dB
Receive adjacent	11 Mbps CCK	-	Note*	-	dB
channel rejection	6 Mbps OFDM	-	Note*	-	dB
RX sensitivity BW=20MHz Mixed Mode 80ons Guard Interval Non-STBC RX sensitivity BW=40MHz Mixed Mode 80ons Guard Interval Non-STBC	54 Mbps OFDM	-	Note*	-	dB
Receive adjacent	MCS o	-	Note*	-	dB

Parameter	Description	Performance				
	Description	Min.	Typ.	Max.	Unit	
channel rejection (HT20)	MCS 7	-	Note*	-	dB	
Receive adjacent	MCS o	- /	Note*	-	dB	
channel rejection (HT40)	MCS 7		Note*	-	dB	

Note*: Receive adjacent channel rejection comply IEEE spec.

3.6.3 Wi-Fi 2.4GHz Band RF Transmitter Specifications

The specification in table below is defined at the antenna port, which includes the frond-end loss. (Assume FE loss=1.5dB)

Table 3-7. 2.4GHz RF transmitter specifications

Parameter	Description	Performance				
Parameter	Description	Min.	Typ.	Max.	Unit	
Frequency range		2412	-	2484	MHz	
	1~11 Mbps CCK	-	21.5	-	dBm	
	6 Mbps OFDM	-	20.5	-	dBm	
Output power	54 Mbps OFDM	-	18.5	-	dBm	
	HT40, MCS o	-	19.5	-	dBm	
	HT40, MCS 7	-	17.5	-	dBm	
Output power variation¹	TSSI closed-loop control across temperature and channels and VSWR \leq 1.5:1.	-1.5	-	1.5	dB	
Carrier suppression		-	-	-30	dBc	
Harmonic output	2nd Harmonic	-	-48	-	dBm/MHz	
power	3rd Harmonic	-	-48	-	dBm/MHz	

Note 1: VDD33 voltage is within $\pm 5\%$ of typical value.

Note2: Second and third harmonic level correlate closely with diplexer's rejection (Please refer to HDK for diplexer p/n)

3.6.4 Wi-Fi 5GHz Band RF receiver specifications

The specification in table below is defined at the antenna port, which includes the frond-end loss. (Assume FE loss=1.5dB)

Table 3-8. 5GHz RF receiver specifications

Parameter	Description	Performance			
	Description	Min.	Typ.	Max.	Unit
Frequency range		5180	-	5825	GHz
RX sensitivity	6 Mbps OFDM	-	-93	-	dBm



		Performance				
Parameter	Description	Min.	Typ.	Max.	Unit	
	9 Mbps OFDM	-	-90.5	-	dBm	
	12 Mbps OFDM	_	-90	-	dBm	
	18 Mbps OFDM	- 🛦	-87.5	-	dBm	
	24 Mbps OFDM		-84	_	dBm	
	36 Mbps OFDM	/-	-81	-	dBm	
	48 Mbps OFDM	- 7	-76.5	-	dBm	
	54 Mbps OFDM		-75	-	dBm	
	MCS o	\ <u>-</u>	-92.5	-	dBm	
	MCS 1) -	-89	-	dBm	
RX sensitivity	MCS 2	-	-86.5	-	dBm	
BW=20MHz VHT	MCS 3	-	-83.5	-	dBm	
Mixed Mode	MCS 4	-	-80	-	dBm	
800ns Guard Interval	MCS 5	-	-75.5	-	dBm	
Non-STBC	MCS 6	-	-74.5	-	dBm	
	MCS 7	-	-73	-	dBm	
	MCS 8	-	-68.5	-	dBm	
	MCS o	-	-89	-	dBm	
	MCS 1	-	-86	-	dBm	
	MCS 2	-	-83.5	-	dBm	
RX sensitivity	MCS 3	-	-80	-	dBm	
BW=40MHz VHT	MCS 4	-	-77	-	dBm	
Mixed Mode 800ns Guard Interval	MCS 5	-	-72.5	-	dBm	
Non-STBC	MCS 6	-	-71.5	-	dBm	
	MCS 7	-	-70	-	dBm	
	MCS 8	-	-65.5	-	dBm	
	MCS 9	-	-64	-	dBm	
	MCS o	-	-86	-	dBm	
	MCS 1	-	-83	-	dBm	
	MCS 2	-	-80	-	dBm	
RX sensitivity	MCS 3	-	-77	-	dBm	
BW=80MHz VHT	MCS 4	-	-73.5	-	dBm	
Mixed Mode 800ns Guard Interval	MCS 5	-	-69.5	-	dBm	
Non-STBC	MCS 6	-	-68	-	dBm	
	MCS 7	-	-66.5	=	dBm	
	MCS 8	-	-62.5	-	dBm	
	MCS 9	-	-60.5	-	dBm	
RX sensitivity	MCS o	-	-82.5	-	dBm	
BW=160MHz VHT	MCS 1	-	-79.5	-	dBm	
Mixed Mode	MCS 2	-	-77	_	dBm	
800ns Guard Interval	MCS 3	-	-73.5	-	dBm	
Non-STBC	MCS 4	-	-70.5	-	dBm	



Parameter	Description	Performance			
		Min.	Тур.	Max.	Unit
	MCS 5	-	-66	-	dBm
	MCS 6	-	-64.5	-	dBm
	MCS 7	- /	-63	-	dBm
	MCS 8		-59	-	dBm
	MCS 9	1	-56.5	-	dBm
Maximum receive level	6 Mbps OFDM	(- Y	-10	-	dBm
	54 Mbps OFDM		-10	-	dBm
	MCSo	-	-10	-	dBm
	MCS7) -	-10	-	dBm
Receive adjacent channel rejection (VHT20)	MCSo	-	Note*	-	dB
	MCS8	-	Note*	-	dB
Receive adjacent channel rejection (VHT40)	MCS o	-	Note*	-	dB
	MCS 7	-	Note*	-	dB
Receive adjacent channel rejection (VHT80)	MCS o	-	Note*	-	dB
	MCS 7	-	Note*	-	dB

Note*: Receive adjacent channel rejection comply IEEE spec.

3.6.5 Wi-Fi 5GHz Band RF Transmitter Specifications

The specification in table below is defined at the antenna port, which includes the frond-end loss. (Assume FE loss=1.5dB)

Table 3-9. 5GHz RF transmitter specifications

Parameter	Description	Performance				
		Min.	Typ.	Max.	Unit	
Frequency range	· ·	5180	-	5825	MHz	
Output power	6 Mbps OFDM	-	19.5	-	dBm	
	54 Mbps OFDM	-	17	-	dBm	
	HT20, MCS 0	-	18.5	-	dBm	
	HT20, MCS 7	-	16	-	dBm	
	VHT80, MCS0	-	18.5	-	dBm	
	VHT80, MCS9	-	15	-	dBm	
Output power variation ¹	TSSI closed-loop control across temperature and channels and VSWR \leq 1.5:1.	-1.5	ı	1.5	dB	
Carrier suppression		-	-	-35	dBc	
Harmonic output rower	2nd Harmonic	-	TBD	-	dBm/MHz	
	3rd Harmonic	-	TBD	-	dBm/MHz	



Confidential A

Note 1: VDD33 voltage is within $\pm 5\%$ of typical value.

Note2: Second and third harmonic level correlate closely with diplexer's rejection (Please refer to HDK for diplexer p/n)

3.7 PMU Electrical Characteristics

Table 3-10. PMU electrical characteristics

Parameter	Conditions	Performance				
		/ Min.	Typ.	Max.	Unit	
PCIE LDO						
Input voltage		1.51	1.68	1.84	V	
Output voltage		1.14	1.2	1.26	V	
Output current		-	-	40	mA	
Quiescent current		-	60	-	uA	

Note 1: The programmable range of the output voltage of the switching regulator is 0.8V to 2.3V.



4 Functional Specification

4.1 System

4.1.1 Power Management Unit

Power Management Unit (PMU) contains Two Low Drop-out Regulators (LDOs), power-on reset and the reference band-gap circuit. The circuits are optimized for quiescent current, drop-out voltage, and output noise.

Three power sources are required for MT7615, The 3.3V power source is directly supplied to EFuse LDO, digital I/Os, PCIe PHY, and RF related circuit. The 1.68V power source is supplied to PCIe LDO and RF related circuit. The 1.15V power source is supplied to digital circuit.




Figure 4-1. PMU block diagram

4.1.2 **EFUSE**

MT7615 uses embedded Efuse to store device specific configuration information such as MAC addresses, and power control settings.

Below illustrates the major fields defined in the Efuse.

MAC addresses



Confidential A

- Wi-Fi configuration setting
- TSSI parameters, TX power level
- NIC configuration: RF front-end configuration, LED mode, baseband configuration
- Wi-Fi BeamForming parameter
- PCIe PHY parameters

It uses logical address mapping table scheme to make easy programming on efuse content. The total efuse size is 7680 bits.

4.1.3 GPIO

MT7615 has 41 GPIO pins with software access. Pins are multiplexed with other functions including the LED control, external RF front-end module control, LTE coexistence, etc. Each GPIO supports internal pull-up/pull-down options as well as driving strength control.

4.2 Host Interface Architecture

4.2.1 PCI Express

MT7615 supports the high-speed interface which conforms to the PCI Express Base Specification v2.0. It supports PCIe link power states Lo, Los, L1, and L2. It also supports the new L1 sub-states to provide low power modes of operation.

The interface contains all necessary function blocks including transaction layer, data link layer, and physical layer. The standard configuration space and extended configuration space are supported.

4.3 MCU Subsystem

4.3.1 Network MCU Subsystem

MT7615 features ARM Cortex R4 processor.

R4 is a power efficient processor core with 8-stage dual issue pipeline and with tightly-coupled memory system. It is based on ARMv7R architecture with Thumb-2 / ARM instruction set.

It allows Wi-Fi functions to be performed on MT7615 and minimizes the computing power required for the host CPU.

4.3.2 Radio MCU Subsystem

MT7615 features Andes N9 processor and embedded ROM/RAM.



Confidential A

The radio MCU subsystem is used to perform Wi-Fi related functions. That includes the low power function that can minimize the loading of CR4 and the host CPU.

4.4 Wi-Fi Subsystem

4.4.1 Wi-Fi MAC

MT7615 MAC supports the following features:

- 802.11 to 802.3 header translation offload
- TCP/UDP/IP checksum offload
- Multiple concurrent clients as an access point
- Multiple concurrent clients as an repeater
- Aggregates MPDU RX (de-aggregation) and TX (aggregation)
- AMSDU in AMPDU support
- MU-MIMO supports four multi-user contains one primary user and three secondary users
- DBDC supports 2.4G/5G active concurrently
- Air time fairness and bandwidth control
- Transmit rate adaptation
- Transmit power control
- RTS with BW signaling
- CTS with BW signaling in response to RTS with BW signaling
- Security
 - 64-bit WEP (WEP-40) and 128-bit WEP (WEP-104) encryption with hardware TKIP processing
 - AES-CCMP and GCMP hardware processing
 - SMS4-WPI (WAPI) hardware processing

4.4.2 WLAN Baseband

MT7615 baseband supports the following features:

- Four spatial streams
- 11ac wave-1/2 feature
 - 5, 10, 20, 40, 80, 80+80, and 160MHz channels
 - MCSo-7 (BPSK, r=1/2 through 64QAM, r=5/6)
 - MCS8-9 (256QAM, r=3/4 and r=5/6)
 - VHT A-MPDU delimiter for RX and TX for single MPDU
 - Clear Channel Assessment (CCA) on secondary
 - Short Guard Interval
 - STBC
 - · Low Density Parity check (LDPC) coding
 - SUBF
 - MU-MIMO (up to four users)
- Beamforming



Confidential A

- Explicit Beamforming with support of NDP sounding
- Explicit Beamforming with support of immediate feedback generation using compressed steering matrix
- Proprietary Implicit Beamforming
- MU-MIMO configurations of
 - 4 users: 4*1ss
 - 3 users: 1*1ss + 1*2ss or 3*1ss
 - 2 users: 2*2ss or 1*1ss + 1*2ss or 2*1ss
- DBDC
- Digital pre-distortion to enhance PA performance
- Smoothing (channel estimation) extension to MIMO case
- Dynamic frequency selection (DFS) radar pulse detection
- Supports indoor location (802.11v)
- Proprietary dynamic channel bandwidth switching(DCBW) supports 160 2SS and 80 4SS packet-level transceiver concurrently.
- ProprietaryrReceiver MIMO power save scheme.

4.4.3 WLAN RF

MT7615 RF supports the following features:

- Integrated 4T4R 2.4GHz/5GHz PA and LNA
- Integrated 5GHz Balun
- 2.4GHz/5GHz external PA and LNA
- Improves the efficiency of RF PA with Digital Pre-Distortion (DPD)
- Improves the power variation with TSSI compensated TX power control



Confidential A



ESD CAUTION

MT7615 is ESD (electrostatic discharge) sensitive device and may be damaged with ESD or spike voltage. Although MT7615 is with built-in ESD protection circuitry, please handle with care to avoid the permanent malfunction or the performance degradation.