CS356 Unit 8

Memory

Performance Metrics




- Latency: Total time for a single operation to complete
 - From perspective of an individual
 - Often hard to improve dramatically
 - Example: Takes roughly 4 years to get your bachelor's
- Throughput: Average time per operation
 - From perspective of the overall system (bandwidth)
 - Usually much easier to improve by applying parallelism
 - Example: A university can graduate more students per year by hiring more instructors or increasing class size




The Memory Wall

- Problem: The Memory Wall
 - Processor speeds have been increasing much faster than memory access speeds (memory technology targets density rather than speed)
 - Large memories yield large address decode and access times
 - Main memory is physically located on separate chips and sending signals between chips takes a lot longer









Hennessy and Patterson, Computer Architecture – A Quantitative Approach (2003) ©Elsevier Science


Options for Improving Performance

- Focus on latency by improving the underlying technology
 - Can we improve the physical design of the basic memory circuits (i.e., the circuit that remembers a single bit) to create faster RAMs?
 - This is hard
 - Can we integrate memories on the same chip as our processing logic?
- Focus on throughput by improving the architecture/organization
 - Within a single memory, can we organize it in a more efficient manner to improve throughput
 - DRAM organization, DDR SDRAM, etc.
 - Can we use a hierarchy of memories to make the most expensive accesses far more rare (caching)
 - How?



Improving Memory Organization

 DDR SDRAM: access data every half clock cycle (<u>check recorded lecture</u>)



Key Point About Main Memory

- Time to access a sequential chunk of bytes in RAM (main memory) has two components
 - Time to find the start of a chunk (this is LARGE)
 - Time to access each sequential byte (this is SMALL)
- Accessing a chunk of N sequential bytes is far faster than N random bytes


Principle of Locality

- Most of the architectural improvements we make will exploit the **Principle of Locality**
 - Explains why caching with a hierarchy of memories yields improvement gain
- Works in two dimensions
 - Spatial Locality: If an item is referenced, items whose addresses are nearby will tend to be referenced soon
 - Examples: Arrays and program code
 - <u>Temporal Locality</u>: If an item is referenced, it will tend to be referenced again soon
 - Examples: Loops, repeatedly called subroutines, setting a variable and then reusing it many times
 - 90/10 rule: Analysis shows that usually 10% of the written instructions account for 90% of the executed instructions

Program Code


```
func4:
         (%rdi), %eax
         $1, %edx
         .L2
   jmp
   movslq %edx, %rcx
         (%rdi,%rcx,4), %ecx
           %ecx, %eax
   ile
           .L3
   movl
           %ecx, %eax
.L3:
   addl
           $1, %edx
.L2:
           %esi, %edx
   cmp1
   j1
           . L4
   ret
```

Arrays



Memory Hierarchy & Caching

 General approach is to use several levels of faster and faster memory to hide delay of lower levels








Hierarchy Access Time & Sizes

Cache	Hit Cost	Size
1st level cache/first level TLB	1 ns	64 KB
2nd level cache/second level TLB	4 ns	256 KB
3rd level cache	12 ns	2 MB
Memory (DRAM)	100 ns	10 GB
Data center memory (DRAM)	$100\mu\mathrm{s}$	100 TB
Local non-volatile memory	$100\mu\mathrm{s}$	100 GB
Local disk	10 ms	1 TB
Data center disk	10 ms	100 PB
Remote data center disk	200 ms	1 XB


Latency Numbers Every Programmer Should Know








- Original post by Peter Norvig norvig.com/21-days.html#answers
- Updated every year: <u>people.eecs.berkeley.edu/~rcs/research/</u> <u>interactive_latency.html</u>



CACHING


Cache Overview

- Remember what registers are used for?
 - Quick access to copies of data
 - Only a few (32 or 64) so that they can be accessed really quickly
 - Controlled by the software/compiler
- Cache memory is a small-ish, (kilobytes to a few megabytes) "fast" memory usually built onto the processor chip
- Will hold copies of the latest data & instructions accessed by the processor
- Managed by the HW
 - Transparent to the software




Cache Blocks/Lines

- Whenever the processor generates a read or a write, it will first check the cache memory to see if it contains the desired data
 - If so, it can get the data quickly from cache
 - Otherwise, it must go to the slow main memory to get the data (but subsequent accesses can be serviced by the cache)



Cache Blocks/Lines

- To exploit spatial locality, cache memory is broken into "blocks" or "lines"
 - Any time data is brought in, it will bring in the entire block of data (to exploit spatial locality)
 - Blocks start on addresses multiples of their size



Cache and Locality

- Caches take advantage of locality
- Spatial Locality
 - Caches do not store individual words but blocks of words (a.k.a. "cache line" or "cache block")
 - Caches always bring in a block or line of sequential words because if we access one, we are likely to access the next
 - Bringing in blocks of sequential words takes advantage of memory architecture (i.e. SDRAM, etc.)
- Temporal Locality
 - Leave data in the cache because it will likely be accessed again

Examples of Caching Used

- What is caching?
 - Maintaining copies of information in locations that are faster to access than their primary home
- Examples
 - Data/instruction caches
 - TLB
 - Branch predictors
 - VM
 - Web browser
 - File I/O (disk cache)
 - Internet name resolutions



IMPLEMENTATION ISSUES

Primary Implementation Issues

- Mapping Algorithms: Is the data in the cache?
- Replacement algorithms: Who to evict if full?
- Write Policies: When to propagate changes?
- Coherency (managing multiple versions)

Cache Definitions

Cache Miss = Desired data is not present in current level

- Can be further distinguished as read miss vs. write miss
- When a miss occurs, the new block is brought from the lower level into cache: may need to evict a block (e.g., cache full)


Cache Hit = Desired data is in current level of cache

- Can be further distinguished as read hit vs. write hit
- When CPU writes to cache, we may use one of two policies:
 - Write Through (Store Through): Every write updates both current and next level of cache to keep them in sync (i.e., always coherent)
 - Write Back: Let the CPU keep writing to cache at fast rate, not updating the next level. Only copy the block back to the next level when it needs to be replaced or flushed in current level.

Write Policies

- On a write-hit how should we handle updating the multiple copies that exist (cache and main memory)?
- Options:
 - 1. Update both
 - Update cache now and memory later

0x400000 0x400040 0x400080 0x4000c0 0x400100 0x400140



School of Engineering

Write Through Cache

- Write-through option:
 - Update both levels of hierarchy
 - Depending on hardware implementation, higher-level may have to wait for write to complete to lower level
 - Later when block is evicted, no writeback is needed
 - Multiple writes require multiple main memory updates


0x400000 0x400040

0x400080

0x4000c0

0x400100 0x400140


Key Idea: Communicate **EVERY** change to main memory as they happen (keeps both copies in sync)




Write Back Cache

- Write-back option:
 - Update only cached copy
 - Processor can continue quickly
 - Later when block is evicted, entire block is written back (because bookkeeping is kept on a per block basis)
 - Notice that multiple writes only require 1 writeback upon eviction

Key Idea: Communicate **ONLY the FINAL version** of a block to main memory (when the block is evicted)





Write-through vs. Writeback

Write-through

- Pros: Keep both versions in synch at all times
- Cons: Poor performance if next level of hierarchy is slow (see virtual memory) or when there are many, repeated writes to the same line

Writeback

- Pros: Fast when there are many repeated writes to the same line
- Cons:
 - Coherency issues (what if another core tries to read from L3?)
 - Slow if few, isolated writes since entire block must be written back

In practice, writeback

- Writeback must be used for lower levels of hierarchy where the next level is extremely slow
- Even at higher levels writeback is often used (e.g., most Intel L1 caches are writeback)

Replacement Policies

- On a read or write misses, a new block must be brought into the cache
- This requires evicting a block currently residing in the cache
- Replacement policies
 - FIFO: First-in first-out (oldest block replaced)
 - LRU: Least recently used (usually best but hard to implement)
 - Random: Actually performs surprisingly well

MAPPINGS

Cache Question

Hi, I'm a block of cache data. Can you tell me what address I came from?

0xbfffeff0?

0x0080a1c4?

Memory / RAM

0x000 f 0781 8821 30c e400 cc33 0x00f 0x010 a184 beef 0781 8821 5621 930c e400 cc33 0x01f a184 beef 0781 8821 0x020 5621 930c e400 cc33 0x02f 0x420 a184 beef 0781 8821 5621 930c e400 cc33 0x42f

a184 beef 0781 8821 5621 930c e400 cc33

0x7a0 0x7af

00 0a 56 c4 81 e0 fa ee

39 bf 53 e1 b8 00 ff 22

Cache Implementation

- Assume a cache of 4 blocks of 16-bytes each
- Must store more than just data!
- What other bookkeeping and identification info is needed?
 - Is the block empty or full?
 - Has the block been modified?
 - Where did the block come from? Address range of the block data?

Addr: 0x7c0-0x7cf Valid Modified S62P 33C 0407 Cc33 Addr: 0x470-0x47f Valid Unmodified S62P 33C 0407 Cc33 Empty - 38821 5621 936C 0407 Cc33 Empty - 38821 5621 936C 0781 8821 5621 936C 0781 8821

Implementation Terminology

What bookkeeping values must be stored with the cache in addition to the block data?

- Valid bit Indicates the block is occupied with valid data (i.e., not empty or invalid)
- Dirty bit Indicates the cache and MM copies are "inconsistent" (i.e., a write has been done to the cached copy but not the main memory copy)
 - Used for write-back caches
- Tag Portion of the block's address range used to identify the MM block residing in the cache from other MM blocks

Identifying Blocks via Address Range

- Possible methods
 - Store start and end address (requires multiple comparisons)
 - Ensure block ranges sit on binary boundaries (upper address bits identify the block with a single value)
 - Analogy: Hotel room layout/addressing

100		120	200
101		121	201
102		122	202
103		123	203
104	or	124	204
105	Floor	125	205
106	1 st	126	206
107		127	207
108		128	208
109		129	209

200		220
201		221
202		222
203		223
204	0C	224
205	Flo	225
206	2nd	226
207		227
208		228
209		229

1 st Digit = Floor
2 nd Digit = Aisle
3 rd Digit = Room w/in
aisle

To refer to the range of rooms on the **second floor, left aisle** we would just say **rooms 20x**

4 word (16-byte) blocks:

Addr. Range	Binary		
000-00f	0000	0000	00001111
010-01f	0000	0001	00001111

8 word (32-byte) blocks:

Addr. Range	Binary			
000-01f	0000	000	0000011111	
020-03f	0000	001	0000011111	

Analogy: Hotel Rooms

Cache Implementation

- Assume 12-bit addresses and 16-byte blocks
- Block offset will range from xx0 to xxF
 - Address can be broken down as follows
 - A[11:4] = Tag = Identifies block range (i.e., xx0-xxF)
 - A[3:0] = Byte offset within the cache block

A[11:4]	A[3:0]
Tag	Byte

Addr. = 0x124

Byte 4 w/in block 120-12F

0001 0010 0100

Addr. = 0xACC

Byte 12 w/in block AC0-ACF

1010 1100 1100



Cache Implementation

 To identify which MM block resides in each cache block, the tags need to be stored along with the "dirty/modified" and "valid" bits

Cache

Memory / RAM


7CC1 0701 0021	(000 (00f
200 0400 0022	(010 (01f
eef 0781 8821 0 x	(020 (02f
	•••
GEET 0/01 00ZI	470 47f
	• •
CC1 0/01 0021	7c0
	•••

Scenario

- You lost your keys
- You think back to where you have been lately
 - You've been the library, to class, to the gym
 - Where do you have to look to find your keys?
- If you had been home all day and discovered your keys were missing, where would you have to look?
- Key lesson:
 - If something can be anywhere you have to search ______
 - By contrast, if we limit where things can be then our search need only look in those limited places

Content-Addressable Memory


- Cache memory is one form of "content-addressable memory"
 - This means that cached data can come from any location in memory, and does not have one particular address
 - Additional metadata is saved with the data and used to "address"/find the desired data (this is the "tag" in this case) via a search on each access
 - This search can be very time consuming!






Tag Comparison

 When caches have many blocks (> 16 or 32) it can be expensive (hardware-wise) to check all tags



Tag Comparison Example

 Tag portion of desired address is check against all tags and qualified with the valid bits to determine a hit




Mapping Techniques

- Where blocks can be placed in the cache
- By reducing number of possible MM blocks that map to a cache block, hit logic (searches) can be done faster
- 3 Primary Methods
 - Direct Mapping
 - Fully Associative Mapping
 - K-Way Set-Associative Mapping

School of Engineering


Recap: Cache Blocks/Lines

- Whenever the processor generates a read or a write, it will first check the cache memory to see if it contains the desired data
 - If so, it can get the data quickly from cache
 - Otherwise, it must go to the slow main memory to get the data (but subsequent accesses can be serviced by the cache)



School of Engineering

General Case



t bits s bits b bits Address: m-1Set index Block offset Tag


Memory: addresses of m bits \Rightarrow $M = 2^m$ memory locations

Cache:

- $S = 2^{s}$ cache sets
- Fach set has K lines
- Each line has: data block of B = 2^b bytes, valid bit, t = m - (s+b) tag bits


How to check if the word at an address is in the cache?

- Any block from memory can be put in any cache block (i.e., no restriction)
 - We have to search everywhere to determine hit or miss



Fully Associative Address Scheme


- Byte offset bits b = log₂B bits (B=Block Size)
- Tag bits t = Remaining bits



Fully Associative Implementation

- Address Scheme: Tag (remaining bits) + log₂B bits for offset (B=Block Size)
- Example: assume 12 address bits

Offset	B=16 bytes per block log ₂ B = 4 offset bits	Determines byte/word within the block
Tag	Remaining bits	Identifies the MM address from where the block came






 Any block from memory can be put in any cache block (i.e. no mapping scheme)

Completely flexible

Memory / RAM





Tag **Offset** Write 0x004 0000 0000 0100

Cache



Block 0 can go in any empty cache block, but let's just pick cache block 2


Memory / RAM

0x 00 0 0x00f	8821 cc33	0781 e400	beef 930c	a184 5621
0x010	8821 cc33	0781 e400	beef 930c	a184 5621
0x01f 0x020	8821	0781	beef	a184
0x02f 0x030	8821	0,0-	930c beef	5621 a184
0x03f	cc33	e400	930c	5621
0xfc0 0xfcf	8821 cc33	0781 e400	beef 930c	a184 5621
0xfd0 0xfdf	8821 cc33	0781 e400	beef 930c	a184 5621
0xfe0 0xfef	8821 cc33	0781 e400	beef 930c	a184 5621
0xff0	8821	0781 e400	beef	a184 5621
0xfff	cc33	2400	3300	2021



	Tag	Offset
Write 0x004	0000 0000	0100
Read 0x018	0000 0001	1000
Read 0xfe0	1111 1110	0000
Read 0xffc	1111 1111	1100

Memory / RAM



accesses will prefer to fill in empty

blocks

0x000 0x00f 0x010 0x01f 0x020 0x02f 0x030 0x03f	8821 cc33 8821 cc33 8821 cc33	0781 e400 0781 e400 0781 e400	beef 930c beef 930c beef 930c beef 930c	a184 5621 a184 5621 a184 5621 a184 5621
0xfc0	8821	0781	beef	a184
0xfcf	cc33	e400	930c	5621
0xfd0	8821	0781	beef	a184
0xfdf	cc33	e400	930c	5621
0xfe0	8821	0781	beef	a184
0xfef	cc33	e400	930c	5621
0xff0	8821	0781	beef	a184
0xfff	cc33	e400	930c	5621



		Tag	Offset
Write	0x004	0000 0000	0100
Read	0x018	0000 0001	1000
Read	0xfe0	1111 1110	0000
Read	0xffc	1111 1111	1100
Read	0xfc4	1111 1100	0100

Memory / RAM


	Cacne		
T=1111 1110 V=1 D=0	50xfe0 0781 8821 50xfe0 0781 8821		
T=1111 1111 V=1 D=0	a184 beef 0781 8821 5021 a184 beef 0781 8821 0000 - 0000 -		
T=1111 1100 V=1 D=0	50x000=0x00f 50xfcf •····		
T=0000 0001 V=1 D=0	50x010-0x01f		

Now cache is full so when we access a new block (0xfc0-0xfcf) we have to evict a block from cache. Let us pick the **Least Recently Used** (LRU). Since it is **dirty/modified** we must write 0x000-0x00f back to MM

5621 930c e4	781 8821
a184 beef 07	0x01f 781 8821 0x020 400 cc33 0x02f
	781 8821 0x030 100 cc33 0x03f
a184 beef 07 5621 930c e4	781 8821 0xfc0 0xfcf
	781 8821 0xfd0 400 cc33 0xfdf
	781 8821 0xfe0 100 cc33 0xfef
0.00.00.07	781 8821 0xff0 400 cc33 0xfff


Direct Mapping

- Each block from memory can only be put in one location
- Given n cache blocks,
 MM block i maps to cache block i mod n
- Each set has only 1 block




Direct Mapping Address Scheme

- Byte offset bits $b = \log_2 B$ bits (B=block size)
- Block bits $s = \log_2 N$ bits (N=# of cache blocks)
- Tag bits t = remaining bits



Offset	B=16 bytes per block log ₂ B = 4 offset bits	Determines byte/word within the block
Block	N=4 blocks in the cache $log_2N = 2$ block bits	Performs hash function (i mod N)
Tag	Remaining bits	Identifies blocks that map to the same bucket (block 0, 4, 8,)


		Tag	Е	Block	Offset
Write	0x084	0000	10	00	0100
	'				






Offset	B=16 bytes per block log ₂ B = 4 offset bits	Determines byte/word within the block
Block	N=4 blocks in the cache $log_2N = 2$ block bits	Performs hash function (i mod N)
Tag	Remaining bits	Identifies blocks that map to the same bucket (block 0, 4, 8,)

	Tag I	Block	Offset
Write 0x084	0000 10	00	0100




Offset	B=16 bytes per block log ₂ B = 4 offset bits	Determines byte/word within the block
Block	N=4 blocks in the cache log ₂ N = 2 block bits	Performs hash function (i mod N)
Tag	Remaining bits	Identifies blocks that map to the same bucket (block 0, 4, 8,)

		Tag E	Block	Offset
Write	0x084	0000 10	00	0100
Read	0x09c	0000 10	01	1100
Read	0x0b8	0000 10	11	1000




Offset	B=16 bytes per block log ₂ B = 4 offset bits	Determines byte/word within the block
Block	N=4 blocks in the cache log ₂ N = 2 block bits	Performs hash function (i mod N)
Tag	Remaining bits	Identifies blocks that map to the same bucket (block 0, 4, 8,)

		Tag		Block	Offset
Write	0x084	0000	10	00	0100
Read	0x09c	0000	10	01	1100
Read	0x0b8	0000	10	11	1000
Read	0x0c8	0000	11	00	1000




- Given, S sets, block i of MM maps to set (i mod S)
- Within the set, block can be put anywhere
- Given N = total cache blocks,
 let K = number of cache blocks per set = N/S



K-Way Set Associative Address Scheme

- Byte offset bits $b = \log_2 B$ bits (B=block size)
- Set bits s = log₂S bits (S=# of cache sets)
- Tag bits t = remaining bits







Assume 12-bit addresses

Offset	B=16 bytes per block log ₂ B = 4 offset bits	Determines byte/word within the block
Set	$S=N/K=2$ sets $log_2S=1$ set bit	Performs hash function (i mod S)
Tag	Remaining bits Cache	Identifies blocks that map to the same bucket (block 0x00,, 0x08, 0x0a, 0x0c,)

Tag Set Offset Write 0x084 0000 100 0 0100

Memory / RAM





0x080 0x08f 0x090 0x09f 0x0a0 0x0af = 0 mod 2

 $\begin{array}{c}
0 \times 0 \text{ b0} \\
0 \times 0 \text{ bf} \\
0 \times 0 \text{ c0}
\end{array} = 1 \mod 2$


= 0 mod 2


Assume 12-bit addresses

Offset	B=16 bytes per block log ₂ B = 4 offset bits	Determines byte/word within the block
Set	$S=N/K=2$ sets $log_2S=1$ set bit	Performs hash function (i mod S)
Tag	Remaining bits Cache	Identifies blocks that map to the same bucket (block 0x00,, 0x08, 0x0a, 0x0c,)

Tag Set Offset Write 0x084 0000 100 0 0100

Memory / RAM





0x080 0x08f 0x090 0x09f 0x0a0 0x0af = 0 mod 2

 $\begin{array}{c}
0 \times 0 \text{ b0} \\
0 \times 0 \text{ bf} \\
0 \times 0 \text{ c0}
\end{array} = 1 \mod 2$


 $= 0 \mod 2$

Assume 12-bit addresses

Offset	B=16 bytes per block log ₂ B = 4 offset bits	Determines byte/word within the block
Set	S=N/K=2 sets log ₂ S = 1 set bit	Performs hash function (i mod S)
Tag	Remaining bits Cache	Identifies blocks that map to the same bucket (block 0x00,, 0x08, 0x0a, 0x0c,

Tag Set Offset
Write 0x084 0000 100 0 0100
Read 0x0b0 0000 101 1 0000
Read 0x0c8 0000 110 0 1000

Memory / RAM




Assume 12-bit addresses

Offset	B=16 bytes per block $log_2B = 4$ offset bits	Determines byte/word within the block
Set	$S=N/K=2$ sets $log_2S = 1$ set bit	Performs hash function (i mod S)
Tag	Remaining bits	Identifies blocks that map to the same bucket (block 0x00,, 0x08, 0x0a, 0x0c,
	Cache —	

Tag Set Offset
Write 0x084 0000 100 0 0100
Read 0x0b0 0000 101 1 0000
Read 0x0c8 0000 110 0 1000
Read 0x0a4 0000 101 0 0100

Memory / RAM



bring in 0x0a0-0x0af

 $\begin{vmatrix} 0x080 \\ 0x08f \end{vmatrix} = 0 \mod 2$

 $0 \times 090 \\ 0 \times 09f = 1 \mod 2$

 $0 \times 0 = 0 \mod 2$ $0 \times 0 = 0 \mod 2$

 $0 \times 0 = 1 \mod 2$ $0 \times 0 = 1 \mod 2$

0x0c0


0x0cf

 $= 0 \mod 2$



Summary of Mapping Schemes

- Fully associative
 - Most flexible (less evictions)
 - Longest search time O(N)
- Direct-mapped cache
 - Least flexible (more evictions)
 - Shortest search time O(1)
- K-way Set Associative mapping
 - Compromise
 - 1-way set associative = Direct
 - N-way set associative = Fully Assoc.
 - Work to search is O(K)
 - k small, search in parallel O(1)



K-way Set Associative Mapping h(a) = set field Only search k locations

Set

31

Tag

School of Engineering

Address Mapping Examples

- 16-bit addresses, 2 kB cache,
 32 bytes/block
- Find address mapping for:
 - Fully Associative
 - Direct Mapping
 - 4-way Set Associative
 - 8-way Set Associative

School of Engineering

Address Mapping Examples

- First find parameters:
 - B = Block size
 - N = Cache blocks
 - S = Sets for 4-way and 8-way
- B is given as 32 bytes/block
- N depends on cache size and block size
 - N = (2 kB) / (32 bytes/block)= $(2^{11} / 2^5) = 2^6 = 64 \text{ blocks in the cache}$
- S for 4-way & 8-way
 - $-S_{4-way} = N/k = 64/4 = 16 \text{ sets}$
 - $-S_{8-way} = N/k = 64/8 = 8 \text{ sets}$

Fully Associative

- $log_2 32 = 5$ byte/offset bits (A4-A0)
- Tag = 11 Upper bits (A15-A5)

Parameters:

B = 32

N = 64

S4-way = 16

Direct Mapping

- $\log_2 32 = 5$ word bits (A4-A0)
- $\log_2 64 = 6$ block bits (A10-A5)
- Tag = 5 Upper bits (A15-A11)

Parameters:

B = 32

N = 64

S4-way = 16

4-Way Set Assoc. Mapping

- $\log_2 32 = 5$ word bits (A4-A0)
- $\log_2 16 = 4$ set bits (A8-A5)
- Tag = 7 Upper bits (A15-A9)

Parameters:

B = 32

N = 64

S4-way = 16

8-Way Set Assoc. Mapping

- $\log_2 32 = 5$ word bits (A4-A0)
- $\log_2 8 = 3$ set bits (A7-A5)
- Tag = 8 Upper bits (A15-A8)

Parameters:

B = 32

N = 64

S4-way = 16

Cache Operation Example

Address Trace

- R: 0x00a0

- W: 0x00f4

- R: 0x00b0

- W: 0x2a2c

Operations

- Hit
- Fetch block XX
- Evict block XX(w/ or w/o WB)
- Final WB of block XX)

- Perform address breakdown and apply address trace
- 2-Way Set-Assoc, N=4, B=32 bytes/block

Address			Byte Offset
0x00a0	0000 0000 10	1	0 0000
0x00f4	0000 0000 11	1	1 0100
0x00b0	0000 0000 10	1	1 0000
0x2a2c	0010 1010 00	1	0 1100


Processor Access	Cache Operation
R: 0x00a0	Fetch Block 00a0-00bf
W: 0x00f4	Fetch Block 00e0-00ff
R: 0x00b0	Hit
W: 0x2a2c	Evict 00e0-00ff w/ WB Fetch Block 2a20-2a3f
Done!	Final WB of 2a20-2a3f



ADDING MULTIPLE LEVELS OF CACHE


More of a Good Thing

- If one cache was good, more is likely better
 - Add a Level 2 and even Level 3 cache



Principle of Inclusion

- When the cache at level i misses on data that is stored in level k (i < k), the data is brought into all levels j where i < j < k
- This implies that lower levels always contains a subset of higher levels
- Example:
 - L1 contains most recently used data
 - L2 contains that data + data used earlier
 - MM contains all data
- This make coherence far easier to maintain between levels



Average Access Time

- Define parameters
 - H_i = Hit Rate of Cache Level L_i
 (Note that 1-H_i = Miss rate)
 - $-T_i = Access time of level i$
 - $-R_i = Burst rate per word of level i (after startup access time)$
 - B = Block Size
- Let us find T_{AVE} = average access time

School of Engineering

T_{ave} without L2 cache

- 2 possible cases:
 - Either we have a hit and pay only the L1 cache hit time
 - Or we have a miss and read in the whole block to L1 and then read from L1 to the processor

•
$$T_{ave} = T_1 + (1-H_1) \cdot [T_{MM} + B \cdot R_{MM}]$$
(Miss Rate)*(Miss Penalty)

• For $T_1 = 10$ ns, $H_1 = 0.9$, B = 8, $T_{MM} = 100$ ns, $R_{MM} = 25$ ns $-T_{ave} = 10 + [(0.1) \cdot (100 + 8 \cdot 25)] = 40$ ns

School of Engineering

T_{ave} with L2 cache

- 3 possible cases:
 - Either we have a hit and pay the L1 cache hit time
 - Or we miss L1 but hit L2 and read in the block from L2
 - Or we miss L1 and L2 and read in the block from MM

•
$$T_{ave} = T_1 + (1-H_1) \cdot H_2 \cdot (T_2 + B \cdot R_2) + (1-H_1) \cdot (1-H_2) \cdot (T_2 + T_{MM} + B \cdot R_{MM})$$


L1 miss / L2 Hit

L1 miss / L2 Miss

- For $T_1 = 10$ ns, $H_1 = 0.9$, $T_2 = 20$ ns, $R_2 = 10$ ns, $H_2 = 0.98$, B=8, $T_{MM} = 100$ ns, $R_{MM} = 25$ ns
- $T_{ave} = 10 + (0.1) \cdot (.98) \cdot (20 + 8 \cdot 10) + (0.1) \cdot (.02) \cdot (20 + 100 + 8 \cdot 25)$ = 10 + 9.8 ns + 0.64 = 20.44 ns



Intel Nehalem Quad Core






UNDERSTANDING MISSES

Miss Rate

- Reducing Miss Rate means lower T_{AVE}
- To analyze miss rate categorize them based on why they occur:
 - Compulsory Misses
 - First access to a block will always result in a miss
 - Capacity Misses
 - Misses because the cache is too small
 - Conflict Misses
 - Misses due to mapping scheme (replacement of direct or set associative)


Miss Rate & Block Size

- Block size too small: Not getting enough data per access to next higher level
- Block size too large: Time is spent getting data you won't use and that data occupies space in the cache that prevents other useful data from being present



Hit/Miss Rate vs. Cache Size


- Capacity is important up to a point
 - Only the data the program is currently working with (aka its "working set") need fit in the cache




OS:PP 2nd Ed.: Fig. 9.4

Miss Rate & Associativity

 At reasonable cache sizes, associativity above 2- or 4-way does not yield much improvement






Prefetching

- Hardware Prefetching
 - On miss of block i, fetch block i and i+1
- Software Prefetching
 - Special "Prefetch" Instructions
 - Compiler inserts these instructions to give hints ahead of time as to the upcoming access pattern

Read Throughput of i7 Haswell



What happens if we read every *k*-th long (stride *k*) of an array of given *size*?

We should notice the effect of caches...

Cache type	Access time (cycles)	Cache size (C)	Assoc. (E)	Block size (B)	Sets (S)
L1 i-cache	4	32 KB	8	64 B	64
L1 d-cache	4	32 KB	8	64 B	64
L2 unified cache	10	256 KB	8	64 B	512
L3 unified cache	40–75	8 MB	16	64 B	8,192

Read Throughput of i7 Haswell

```
int test(int elems, int stride)
{
    long i, sx2 = stride*2, sx3 = stride*3, sx4 = stride*4;
    long acc0 = 0, acc1 = 0, acc2 = 0, acc3 = 0;
   long length = elems;
    long limit = length - sx4;
    /* Combine 4 elements at a time */
   for (i = 0; i < limit; i += sx4) {
       acc0 = acc0 + data[i];
                                                        data is an array of long
       acc1 = acc1 + data[i+stride]:
    acc2 = acc2 + data[i+sx2];
                                                         Adding 1 item every
    acc3 = acc3 + data[i+sx3];
                                                          "stride" items, and
    /* Finish any remaining elements */
                                                          "elems" items in total
    for (; i < length; i++) {
       acc0 = acc0 + data[i];
                                                         Access pattern:
   return ((acc0 + acc1) + (acc2 + acc3));
}
                                                                         d[11]
             d[0]
                  d[1]
                        d[2]
                             d[3]
                                   d[4]
                                        d[5]
                                              d[6]
                                                   d[7]
                                                         d[8]
                                                              d[9]
                                                                              d[12]
                                                                                    d[13]
                                                                   d[10]
                                                                                         d[14]
                                                                                               d[15]
                                              a2
                                                                                          a2
  stride-1
             a0
                   a1
                        a2
                              a3
                                   a0
                                         a1
                                                    a3
                                                         a0
                                                               a1
                                                                    a2
                                                                          a3
                                                                               a0
                                                                                     a1
                                                                                               a3
             a0
                        a1
                                   a2
                                              a3
                                                         a0
                                                                    a1
                                                                               a2
                                                                                          a3
  stride-2
```

a2


a3

a1

a0

stride-4

The Memory Mountain (CSAPP)





CACHE CONSCIOUS PROGRAMMING



Loop over a Vector

```
int sumvec(int v[N])
{
  int i, sum = 0;

  for (i = 0; i < N; i++)
     sum += v[i];
  return sum;
}</pre>
hopefully in cache
(spatial locality)
```

Example: each cache line holds 4 array elements

v[i]
$$i = 0$$
 $i = 1$ $i = 2$ $i = 3$ $i = 4$ $i = 5$ $i = 6$ $i = 7$
Access order, [h]it or [m]iss 1 [m] 2 [h] 3 [h] 4 [h] 5 [m] 6 [h] 7 [h] 8 [h]

Loop over a Matrix, by row

```
int sumarrayrows(int a[M][N])
{
  int i, j, sum = 0;

  for (i = 0; i < M; i++)
      for (j = 0; j < N; j++)
            sum += a[i][j];
  return sum;
}

hopefully in cache
(spatial locality)</pre>
```

Example: each cache line holds 4 array elements

a[i][j]	j = 0	j = 1	j = 2	j = 3	j = 4	j = 5	j = 6	j = 7
i = 0	1 [m]	2 [h]	3 [h]	4 [h]	5 [m]	6 [h]	7 [h]	8 [h]
i = 1	9 [m]	10 [h]	11 [h]	12 [h]	13 [m]	14 [h]	15 [h]	16 [h]
i = 2	17 [m]	18 [h]	19 [h]	20 [h]	21 [m]	22 [h]	23 [h]	24 [h]
i = 3	25 [m]	26 [h]	27 [h]	28 [h]	29 [m]	30 [h]	31 [h]	32 [h]

Loop over a Matrix, by col

Example: each cache line holds 4 array elements

a[i][j]	j = 0	j = 1	j = 2	j = 3	j = 4	j = 5	j = 6	j = 7
i = 0	1 [m]	5 [m]	9 [m]	13 [m]	17 [m]	21 [m]	25 [m]	29 [m]
i = 1	2 [m]	6 [m]	10 [m]	14 [m]	18 [m]	22 [m]	26 [m]	30 [m]
i = 2	3 [m]	7 [m]	11 [m]	15 [m]	19 [m]	23 [m]	27 [m]	31 [m]
i = 3	4 [m]	8 [m]	12 [m]	16 [m]	20 [m]	24 [m]	28 [m]	32 [m]

USCV	iterbi

1 1	-	-		
chool	of	Er	1911	eering

Matrix multiply version (class)	Per iteration						
	Loads	Stores	A misses	B misses	C misses	Total misses	
ijk & jik (AB)	2	0	0.25	1.00	0.00	1.25	
jki & kji (AC)	2	1	1.00	0.00	1.00	2.00	
kij & ikj (BC)	2	1	0.00	0.25	0.25	0.50	

$$\begin{bmatrix} c_{11} & c_{12} \\ c_{21} & c_{22} \end{bmatrix} = \begin{bmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{bmatrix} \begin{bmatrix} b_{11} & b_{12} \\ b_{21} & b_{22} \end{bmatrix}$$

```
code/mem/matmult/mm.c
```

```
for (i = 0; i < n; i++)
    for (j = 0; j < n; j++) {
        sum = 0.0;
        for (k = 0; k < n; k++)
            sum += A[i][k]*B[k][j];
        C[i][j] += sum;
```

```
for (j = 0; j < n; j++)
    for (i = 0; i < n; i++) {
        sum = 0.0;
        for (k = 0; k < n; k++)
            sum += A[i][k]*B[k][j];
        C[i][j] += sum;
    }
```

$$c_{11} = a_{11}b_{11} + a_{12}b_{21}$$
$$c_{12} = a_{11}b_{12} + a_{12}b_{22}$$

$$c_{21} = a_{21}b_{11} + a_{22}b_{21}$$

$$c_{22} = a_{21}b_{12} + a_{22}b_{22}$$

code/mem/matmult/mm.c

(c) Version jki

code/mem/matmult/mm.c

code/mem/matmult/mm.c

```
for (j = 0; j < n; j++)
    for (k = 0; k < n; k++) {
        r = B[k][i];
        for (i = 0; i < n; i++)
            C[i][j] += A[i][k]*r;
    }
```

(d) Version kji

code/mem/matmult/mm.c

code/mem/matmult/mm.c

```
for (k = 0; k < n; k++)
    for (j = 0; j < n; j++) {
       r = B[k][i];
       for (i = 0; i < n; i++)
            C[i][j] += A[i][k]*r;
    }
```

code/mem/matmult/mm.c

(e) Version kij

code/mem/matmult/mm.c for (k = 0; k < n; k++)for (i = 0; i < n; i++) { r = A[i][k];for (j = 0; j < n; j++)C[i][j] += r*B[k][j];} code/mem/matmult/mm.c

(f) Version ikj

code/mem/matmult/mm.c

Same algorithm, same number of operations: just changing order




-≭ jki -□- kji

× ijk

-0− jik

35x Performance!



Array Size (II)							
Matrix multiply version (class)	Per iteration						
	Loads	Stores	A misses	B misses	C misses	Total misses	
ijk & jik (AB)	2	0	0.25	1.00	0.00	1.25	
jki & kji (AC)	2	1	1.00	0.00	1.00	2.00	
kij & ikj (BC)	2	1	0.00	0.25	0.25	0.50	



Recorded Lecture


Memory Organization, DRAM Technologies and Banking



MEMORY ORGANIZATION


Memory Array

- Logical View = 1D array of rows (Dwords or Qwords)
 - Already this is 2D because each qword is 64-bits (64 x 1-bit columns)
- Physical View = 2D array of rows and columns
 - Each row may contain 1000's of columns (bits) though we have to access at least 8- (and often 16-, 32-, or 64-) bits at a time



1D Logical View


(Each row is a single qword = 64-bits)



2D Physical View (a row is 1 KB = 8Kb)

Translating Addresses to 2D Indices

- While the programmer can keep their view of a linear (1D) address space, the hardware will translate the address into several indices (row, column, etc.) by splitting the address bits into fields
- Analogy: When you check into a hotel you receive 1 number but portions of the number represent multiple dimensions. Room 612:
 - Floor: 6
 - Aisle: 1
 - Room: 2




- Each cell represent an 8-bit byte
- Address broken into fields to identify row/col/etc. (i.e. higher dimension indices)

Main memory organization

DRAM TECHNOLOGIES


Memory Chip Organization

- Memory technologies share the same layout but differ in their cell implementation
 - SRAM
 - DRAM
- Memories require the row bits be sent first and are used to select one row ("word line")
 - Uses a hardware component known as a decoder
- All cells in the selected row access their data bits and output them on their respective "bit line"
- The column address is sent next to select the desired cell (8-bit)
 - Uses a hardware component known as a multiplexer (mux)



SRAM vs. DRAM


- Dynamic RAM (DRAM) cells store 1 bit
 - Will lose values if not refreshed periodically every few milliseconds (dynamic)
 - Extremely small (1 transistor and 1 capacitor)
 - Means we can have very high density (GB of RAM)
 - Small circuits require longer access time: SLOWER
 - Used for main memory
- Static RAM (SRAM) cells store 1 bit
 - Will retain values as long as power is on (static)
 - Larger (6 transistors)
 - Larger circuitry can access bit FASTER
 - Used for cache memory




This Photo by Unknown Author is licensed under <u>CC BY-NC</u>

Memory Controller

- DRAMs require non-trivial hardware controller (memory controller)
 - To split up the address and send the row/column address as the right time
 - To periodically refresh the DRAM cells
- Used to require a separate chip from the processor
- But due to scaling (Moore's Law) most processors integrate it on-chip
 - Reduce access time (fewer hops)



Legacy architectures used separate chipsets for the memory and I/O controller



Current general-purpose processors usually integrate the memory controller on chip.



Intel Core i7 System Architecture




Figure 1: Typical system based on the Intel® Core™ i7 processor

https://intel.ly/2ISCdz8


Implications of Memory Technology

- Memory latency of a single access using current DRAM technology will be slow
- We must improve bandwidth
 - Idea 1: Access more than just a single word at a time (to exploit spatial locality)
 Technology: Fast Page Mode, DDR SDRAM, etc.
 - Idea 2: Increase number of memory accesses serviced in parallel (in-flight accesses)
 Technology: Banking



Legacy DRAM Timing


- Can have only a single access "in-flight" at once
- Memory controller must send row and column address portions for each access





Fast Page Mode DRAM Timing


 Can provide multiple column addresses with only one row address





Synchronous DRAM Timing

 Registers the column address and automatically increments it, accessing n sequential data words in n successive clocks called bursts... n=4 or 8 usually)




next 'n' clocks after column address is sent



DDR SDRAM Timing

 Double data rate access data every half clock cycle






Key Point About Main Memory

- Time to access a sequential chunk of bytes in RAM (main memory) has two components
 - Time to find the start of a chunk (this is LARGE)
 - Time to access each sequential byte (this is SMALL)
- Accessing a chunk of N sequential bytes is far faster than N random bytes



Banking


- Divide memory into "banks" duplicating row/column decoder and other peripheral logic to create independent memory arrays that can access data in parallel
 - uses a portion of the address to determine which bank to access





Bank Access Timing


- Consecutive accesses to different banks can be overlapped and hide the time to access the row and select the column
- Consecutive accesses within a bank (to different rows) exposes the access latency



Access 1 maps to bank 1 while access 2a maps to bank 2 allowing parallel access. However, access 2b immediately follows and maps to bank 2 causing a delay.

Programming Considerations

- For memory configuration given earlier, accesses to the same bank but different row occur on an 32 kB boundary
- Now consider a matrix multiply of 8K x 8K integer matrices (i.e. 32 kB x 32 kB)
- In code below...m2[0][0] @ 0x10010000 while m2[1][0] @ 0x10018000



Unused	Row	Bank	Col.	Unused
A31-A29	A28A15	A14,A13	A12A3	A2A0
00	1 0000 0000 0001 0	00	0 0000 0000 0	000
00	1 0000 0000 0001 1	00	0 0000 0000 0	000

```
int m1[8192][8192], m2[8192][8192], result[8192][8192];
...
for(int i = 0; i < 8192; i++){
  for(int j = 0; j < 8192; j++){
    result[i][j] = 0;
    for(int k = 0; k < 8192; k++){
    result[i][j] += matrix1[i][k] * matrix2[k][j];
    }
  }
}</pre>
```