

Lab Report #5

Name: Ruochen Duan

Student ID: 1405106

① Introduction

Lab5 asks us to add the data hazards forwarding and stalling by add the component of hazard detection unit, forwarding unit and some multiplier to control the IF/ID stage, program stall the instruction of LDUR and STUR to have the pipeline instruction by below figure.




Figure 1: Pipelined control overview showing the forwarding and hazard detection logic. Note that this diagram leaves out some of the details of the full datapath. [Figure 4.7.4 from the textbook]

② Implementation

First, we need to create the forwarding unit and hazard detection unit. At the same time, we need to add new signal (IF/ID write_enable) to the register IF/ID. The code below is its implementation and signals(IF/ID_Rn and IF/ID_Rm) to register ID/EX to implement forwarding function.

Detection Unite:

```

E:/Modelism/ee126/lab5/Hazard_detection.vhd (/pipelinecpu1_tb/uut/Hazard_detection) - Default
Ln#
1  library ieee ;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  entity HazardDetection is
5  port (
6      ID_EX_MemRead: in STD_LOGIC;
7      ID_EX_Rd:in   STD_LOGIC_VECTOR(4 downto 0);
8      IF_ID_Rn:in   STD_LOGIC_VECTOR(4 downto 0);
9      IF_ID_Rm:in   STD_LOGIC_VECTOR(4 downto 0);
10
11      ID_MUX:out STD_LOGIC;
12      PC_Write:out STD_LOGIC;
13      IF_ID_Write:out STD_LOGIC
14  );
15  end HazardDetection;
16
17  architecture behavl of HazardDetection is
18  begin
19      process(ID_EX_MemRead, ID_EX_Rd, IF_ID_Rn, IF_ID_Rm)
20      begin
21          if (ID_EX_MemRead='1' and ((ID_EX_Rd=IF_ID_Rn) or (ID_EX_Rd=IF_ID_Rm))) then
22              ID_MUX <= '1';
23              PC_Write <= '0';
24              IF_ID_Write <= '0';
25          else
26              ID_MUX <= '0';
27              PC_Write <= '1';
28              IF_ID_Write <= '1';
29          end if;
30      end process;
31  end behavl;

```

Forwarding Unite:

```

E:/Modelism/ee126/lab5/Forwarding_unit.vhd (/pipelinecpu1_tb/uut/Forwarding_1) - Default
Ln#
1  library ieee ;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  entity Forwarding is port
5  (
6      EX_MEM_Rd:in std_logic_vector(4 downto 0);
7      ID_EX_Rn:in std_logic_vector(4 downto 0);
8      ID_EX_Rm:in std_logic_vector(4 downto 0);
9      EX_MEM_WB_RegWrite: in STD_LOGIC;
10     MEM_WB_WB_RegWrite: in STD_LOGIC;
11     MEM_WB_Rd: in std_logic_vector(4 downto 0);
12
13     ForwardA:out std_logic_vector(1 downto 0);
14     ForwardB:out std_logic_vector(1 downto 0)
15  );
16  end Forwarding;
17
18  process(EX_MEM_Rd, ID_EX_Rn, ID_EX_Rm, MEM_WB_WB_RegWrite, EX_MEM_WB_RegWrite, MEM_WB_Rd)
19  begin
20      if (((MEM_WB_WB_RegWrite='1') and (MEM_WB_Rd /= "11111") and (MEM_WB_Rd=ID_EX_Rn))
21          and not ((EX_MEM_WB_RegWrite='1') and (EX_MEM_Rd /= "11111") and (EX_MEM_Rd = ID_EX_Rn))) then
22          ForwardA <= "01";
23      elsif ((EX_MEM_WB_RegWrite='1') and (EX_MEM_Rd /= "11111") and (EX_MEM_Rd = ID_EX_Rn)
24          and not ((MEM_WB_WB_RegWrite='1') and (MEM_WB_Rd /= "11111") and (MEM_WB_Rd=ID_EX_Rn))) then
25          ForwardA <= "10";
26      else
27          ForwardA <= "00";
28      end if;
29
30      if (((MEM_WB_WB_RegWrite='1') and (MEM_WB_Rd /= "11111") and (MEM_WB_Rd=ID_EX_Rm))
31          and not ((EX_MEM_WB_RegWrite='1') and (EX_MEM_Rd /= "11111") and (EX_MEM_Rd = ID_EX_Rm))) then
32          ForwardB <= "01";
33      elsif ((EX_MEM_WB_RegWrite='1') and (EX_MEM_Rd /= "11111") and (EX_MEM_Rd = ID_EX_Rm)
34          and not ((MEM_WB_WB_RegWrite='1') and (MEM_WB_Rd /= "11111") and (MEM_WB_Rd=ID_EX_Rm))) then
35          ForwardB <= "10";
36      else
37          ForwardB <= "00";
38      end if;
39  end process;

```

Then I connect each devices shown in the first figure to run the simulation.

③ Test Result

The simulation we do is:

LDUR	X9, [XZR, 0]	111110000100000000000001111101001
ADD	X9, X9, X9	10001011000010010000000100101001
ADD	X10, X9, X9	10001011000010010000000100101010
SUB	X11, X10, X9	11001011000010010000000101001011
STUR	X11, [XZR, 8]	11111000000000001000001111101011
STUR	X11, [XZR, 16]	1111100000000010000001111101011
NOP		filled with zero - see imem
NOP		filled with zero - see imem
NOP		filled with zero - see imem
NOP		filled with zero - see imem

Register Values

\$x9 = 1	\$x19 = 0
\$x10 = 0	\$x20 = 0
\$x11 = 0	\$x21 = 0
\$x12 = 0	\$x22 = 0

DEME Contents

DMEM(0x0)	= 0x00000000
00 00 00 01	
DMEM(0x8)	= 0x00000000
00 00 00 00	
DMEM(0x10)	= 0x00000000
00 00 00 00	
DMEM(0x18)	= 0x00000000
00 00 00 00	
DMEM(0x2E)	= 0x00000000
00 00 00 01	

Figure 1 shows the Timing diagram of the test.

Cycle	1	2	3	4	5	6	7	8	9	10	11
LDUR X9,[XZR,0]	IF	ID	EX	MEM	WB						
ADD X9,X9,X9		IF	ID	ID*	EX	MEM	WB				
ADD X10,X9,X9			IF	IF*	ID	EX	MEM	WB			
SUB X11,X10,X9					IF	ID	EX	MEM	WB		
STUR X11, [XZR, 8]						IF	ID	EX	MEM	WB	
STUR X11, [XZR, 16]							IF	ID	EX	MEM	WB

Figure 1 Timing diagram

Test Result (I set each cycle equals to 100 ns.)

According to the Timing diagram, I will show and explain key events in the simulation (Complete figures of simulated waveforms will be attached separately in other files)

1) The stall in the cycle 3 and cycle 4.





Figure2: stall in the cycle 3 and cycle4(200ns-400ns)

We can see the signal `DEBUG_PC` keep same, which is `8B09012A`, in the cycle3 and cycle 4 means in these two cycle the CPU executes the same instruction. Because there is a data dependency(X9) between the first instruction and the second instruction. So the CPU has to wait until data in `[XZR,0]` is read from the DMEM. The `DEBUG_PC_WRITE_ENABLE` signal is '0' in 200ns to 300ns.

The result of first instruction:



We can see that X9 is loaded data of DEME in address [XZR,0]. We cannot see signal change here, because the original value of X9 is same as the data of DEME in address [XZR,0].

2) Forwarding value X9 from WB stage of the first instruction to the EX-stage of the second instruction

Forwarding signal:




Figure5: Forwarding X9 to third instruction (400ns to 500ns)

At 400ns(cycle5), We can see that the signal DEBUG_FORWARDA and signal DEBUG_FORWARD are "1" which means forward data from WB-stage MUX64.

3)Forwarding value X9 from EX stage of the second instruction to the EX-stage of the third instruction

Forwarding signal:





Figure6: Forwarding X9 to third instruction (500ns to 600ns)

At 500ns(cycle6), We can see that the signal DEBUG_FORWARDA and signal DEBUG_FORWARD are "2" which means forward data from EX/MEM_ALU_result.

[illegible]

```
sim:/pipelinecpul_tb/DEBUG_TMP_REGS @ 657 ns  
256'h00000000000000002000000000000000000000000000000000000000000000
```

4) Forwarding value X10 from EX/MEM_ALU_result of third instruction to the EX-stage of the third instruction. And Forwarding value X9 from WB-stage MUX64 of second instruction to the EX-stage of the fourth instruction.



We can see from figure 8 that at 600ns(cycle 7), signal `DEBUG_FORWARDA` is 2 means forward X9 from WB-stage MUX64 of second instruction to the EX-stage of the fourth instruction. And signal `DEBUG_FORWARDB` is changed to 1 means Forwarding value X10 from EX/MEM_ALU_result of third instruction to the EX-stage of the third instruction.

[illegible]

We can see from figure that at t = 750ns, the signal DEBUG_TMP_REGS is changed from

Means the X11 is changed to the result of SUB, X11,X10,X9.

The fifth and sixth instruction is STUR instructions. So, they should be finished in after finishing their MEM stage. So, the signal DEBUG_MEM_CONTENTS should be changed at $t = 800\text{ns}$ and $t = 900\text{ns}$. But, in fact, DEBUG_MEM_CONTENTS does not change. Because in the lab5 we cannot forward data from EX-stage or MEM-stage to ID-stage. So, the result of fifth and sixth instruction will load original value of X11 to the DMEM, which is 0, instead of the result of SUB, X11,X10,X9. Because we have already gotten the value of X11 at cycle 7 and 8 (at that time the result of SUB, X11,X10,X9 had not written back to register). And our hazard detection unit cannot detect this hazard. Because signal ID_EX_MemRead = 0.

These are key events in the lab5. And we still have some problem needed to be solved.