Lab Report #2

Name: Ruochen Duan Student ID: 1405106

The time I hand in this test is 2022/10/8, I wish to use the late token.

Explanation and Description

64bitADDER

I choose the behavioral for modeling type. The function of the adder is to find the sum of the two inputs-in0 and in1.

In the Lab2, I first built a 1bit full adder, and then connected 64 1bit full adders in series to form a 64-bit adder. Figure 1 is the code of the 1-bit full adder.

```
Ln#
1
       library ieee;
       use ieee.std logic 1164.all;
 2
     entity BIT FULL ADDER is
 3
     = port (
 4
 5
              A : in STD LOGIC;
 6
              B : in STD LOGIC;
            Cin : in STD LOGIC;
 8
            Sum : out STD LOGIC;
 9
          Carry : out STD LOGIC
10
           );
11
       end BIT_FULL_ADDER;
12
13
       architecture behvl of BIT FULL ADDER is
14
     □ begin
15
        Sum <= A XOR B XOR Cin ;
        Carry <= (A AND B) OR (Cin AND A) OR (Cin AND B) ;
16
17
      end behvl;
18
```

Figure1

Then I built the testbench to test the function of 1-bit full adder. The testbench of mine is that(in the simulation, the signals in the simulation have the same names as the related ports.):

```
3
   isim_proc: process
4
     begin
5
            A <= '0';
6
            B <= '0';
         Cin <= '0';
8
     wait for 50 ns;
9
0
           A <= '0';
            B <= '0';
2
          Cin <= '1';
3
     wait for 50 ns;
5
            A <= '0';
            B <= '1';
         Cin <= '0';
8
      wait for 50 ns;
9
0
            A <= '0';
2
            B <= '1';
          Cin <= '1';
3
4
     wait for 50 ns;
5
6
            A <= '1';
            B <= '0';
          Cin <= '0';
      wait for 50 ns;
       A <= '1';
       B <= '0';
      Cin <= '1';
 wait for 50 ns;
       A <= '1';
       B <= '1';
     Cin <= '0';
 wait for 50 ns;
       A <= '1';
        B <= '1';
      Cin <= '1';
```

The figure 2 is the result of the simulation.




Figure 2 according to the truth table of the 1-bit full adder, the result is right.

Ai	Bi	Ci-1	Ci	Si	
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	

the truth table of the 1-bit full adder

Then I built the 64-bit adder by using 1-bit adder. Below is the code for the connection part.

```
signal temp:STD_LOGIC_VECTOR(64 downto 0);
begin
  temp(0)<='0';

ADDbuild:for i in 0 to 63 generate
adderi:
  BIT_FULL_ADDER port map
  (

        A => in0(i),
        B => in1(i),
        Cin => temp(i),
        Carry => temp(i+1),
        Sum => output(i)
        );
end generate ADDbuild;
end behvl;
```

Then I built the testbench to test the function of 64-bit full adder. The testbench of mine is that (in the simulation, the signals in the simulation have the same names as the related ports.):

Figure 3 and 4 is the simulation result.




Figure 3

We can see from the simulation that, the 64 bit adder is right.

(2) ALU Control

4-bit ALU control input using a small control unit that has as inputs the opcode field of the instruction and a 2- bit control field, which called ALUOp. the main control unit generates the ALUOp bits, which then are used as input to the ALU control that generates the actual signals to control the ALU unit—is a common implementation technique.

We can find its truth table from our book.

ALUOp		Opcode field											
ALUOp1	ALUOp0	I[31]	I[30]	I[29]	I[28]	I[27]	I[26]	I[25]	I[24]	I[23]	I[22]	I[21]	Operation
0	0	X	X	X	X	X	X	X	Х	X	X	X	0010
X	1	X	X	Х	X	X	Х	Х	Х	X	X	X	0111
1	X	1	0	0	0	1	0	1	1	0	0	0	0010
1	Х	1	1	0	0	1	0	1	1	0	0	0	0110
1	X	1	0	0	0	1	0	1	0	0	0	0	0000
1	Х	1	0	1	0	1	0	1	0	0	0	0	0001

According to the truth table. ALUop and opcode fields are inputs. We can control these two variable definition operations. We can limit uncertain inputs to determinable values. For example, when the operation is equal to "0111", we can use ALUOp(0) = "1" to determine, and when determining the opcode words, we can choose them as conditions to determine the operation output.

The VHDL code is that

```
-- To ensure proper functionality, you must implement the "don't-care" values in the funct field
        -- for example when ALUOp = '00", Operation must be "0010" regardless of what Funct is.
              ALUOp : in STD_LOGIC_VECTOR(1 downto 0);
Opcode : in STD_LOGIC_VECTOR(10 downto 0);
10
11
              Operation : out STD_LOGIC_VECTOR(3 downto 0)
14
        end ALUControl;
15
        architecture behavl of ALUControl is
17
     □ begin
     = col : process (ALUOp, Opcode)
    D if ALUOp="00" then
Operation <= "0010";
Delsif ALUOp(0)='1'then
22
    Operation <= "0111";

= elsif Opcode = "10001011000"then
23
    Operation <= "0010";

elsif Opcode = "11001011000"then
25
26
     Operation <= "0110";

elsif Opcode = "10001010000"then
27
28
     Operation <= "00000";

elsif Opcode = "10101010000"then
29
30
     Operation <= "0001";
31
32
33
       Operation <="XXXX";
      end if;
end process;
34
35
     end behavl;
```

Then I built the testbench to test the function of the ALU Control. The testbench of mine is that (in the simulation, the signals in the simulation have the same names as the related ports.):

```
ALUOp <="00";
 Opcode <= "11000000110";
wait for 50 ns;
  ALUOp <="00";
 Opcode <= "10000110110";
wait for 50 ns;
 ALUOp <="01";
 Opcode <= "11000000110";
wait for 50 ns;
  ALUOp <="11";
 Opcode <= "10000110110";
wait for 50 ns;
ALUOp <="10";
 Opcode <= "10001011000";
wait for 50 ns;
ALUOp <="10";
 Opcode <= "11001011000";
wait for 50 ns;
ALUOp <="10";
 Opcode <= "10001010000";
wait for 50 ns;
 ALUOp <="10";
 Opcode <= "101010100000";
wait for 50 ns;
  ALUOp <="00";
 Opcode <= "10001010000";
wait for 50 ns;
```

Figure 4 is the simulation result:



Figure 4(0ns-200ns)

We can see from the result that at t = 150 ns, The operation is not change, even though ALUOp(1) is changed to 1.



Figure 5(200ns-500ns)

The result is showing that the ALU control function is correct.

3 ALU

The LEGv8 ALU defines the six combinations of four control input and perform four functions in the lab2. The function of ALU are AND,OR,and SHUBTRACT. The ALU get two inputs form the register and get the operation code from the ALU control to do operations.

Below is the VHDL code of ALU:

```
use ieee.std_logic_1164.all;
         use ieee.std_logic_unsigned.all;
       entity ALU is
       -- Implement: AND, OR, ADD (signed), SUBTRACT (signed)
                 as described in Section 4.4 in the textbook.
      -- front of the textbook (or the Green Card pdf on Canvas).
         -- The functionality of each instruction can be found on the 'ARM Reference Data' sheet at the
               in0 : in STD_LOGIC_VECTOR(63 downto 0);
in1 : in STD_LOGIC_VECTOR(63 downto 0);
operation : in STD_LOGIC_VECTOR(3 downto 0);
result : buffer STD_LOGIC_VECTOR(63 downto 0);
zero : buffer STD_LOGIC;
11
12
13
                overflow : buffer STD LOGIC
16
17
        end ALU;
18
19
      Farchitecture behavl of ALU is
20
21
         signal ADDresult : STD_LOGIC_VECTOR(63 downto 0);
       component ADD is
23
24
      port (
                in0 : in STD_LOGIC_VECTOR(63 downto 0);
in1 : in STD_LOGIC_VECTOR(63 downto 0);
output : out STD_LOGIC_VECTOR(63 downto 0)
26
28
         end component;
```

```
31
         begin
  34
35
36
37
                  ADDER:ADD port map(in0=>in0,inl=>in1,output=>ADDresult);
        begin cas
                 process(operation,in0,in1,result,ADDresult)
              case operation is
  38
39
40
                                      result <= in0 and in1;
                                      overflow <='0';
  41
                     when "0001" =>
                     result <= in0 or in1;
overflow <='0';
when "0010" =>
  42
  43
44
  45
                                     result <= ADDresult;
                                     if in0(63) = '0' and in1(63) = '0' then
if result(63) = '1' then
  47
48
49 50 51 52 53 54 55 56 65 77 68 69 771 72 77 78 79 80 81
                                                        overflow<='1';
                                                 else overflow<= '0';</pre>
                                                      end if;
                                      elsif in0(63) = '1' and in1(63) = '1' then
    if result(63) = '0' then
        overflow<='1';
    else overflow<='0';</pre>
                                                       end if;
                                      end if;
                     when "0110" =>
                                        result <= in0-in1;
                                      if in0(63) = '0' and in1(63) = '1' then
                                                if result(63) = '1' then
                                                      overflow<='1';
                                                else overflow<='0';
                                                     end if;
                                    elsif in0(63) = '1' and in1(63) = '0' then
                                               if result(63) = '0' then
overflow<='1';
                                                else overflow<='0';
                                                     end if;
                                               end if;
                    when others =>
                                      null;
                        end case;
                  if result = "0000000000000000" then
                            zero <= '1';
                   else
                             zero <= '0';
 82 end process
84 end behavl;
                   end if;
       end process;
```

Then I built the testbench to test the function of the ALU. The testbench of mine is that (in the simulation, the signals in the simulation have the same names as the related ports.):

```
operation <= "0000";
                      in0 <= x"1111_1111_1111_1111";
in1 <= x"0000_0000_0000_0001";
                      wait for 50 ns;
                      operation <= "0001";
                      in0 <= x"1111_1011_1111_1111";
in1 <= x"0000_0000_0000_0001";
                      wait for 50 ns;
54
55
                      operation <= "0010";
                      in0 <= x"1111_1111_0000_0000";
in1 <= x"0000_0000_0000_0001";
                      wait for 50 ns;
59
60
                      operation <= "0010";
                      in0 <= x"7FFF_FFFF_FFFF_FFFF";
in1 <= x"0000_0000_0000_0001";
                      wait for 50 ns;
64
65
                       operation <= "0110";
                      in0 <= x"F111_1011_1111_1111";
in1 <= x"0010_0000_0000_CCCC1";
                      wait for 50 ns;
                      operation <= "0110";
                     in0 <= x"FFFF_FFFF_FFFF_FFFF";
in1 <= x"0000_0000_0000_0001";
72
73
74
75
76
77
78
79
                     wait for 50 ns;
                     operation <= "0110";
                     in0 <= x"1000000000000000;
                      in1 <= x"10000000000000000;
                     wait for 50 ns;
                      operation <= "0110";
                     in0 <= x"8000000000000000;
in1 <= x"00000000000000001;
                      wait for 50 ns;
                   end process;
86
```

The figure 6 to figure is the simulation result




Figure 6(0ns-100ns)

We can see that in t = 0 ns to 50 ns, the operation is 0000, the function of ALU is AND. We can see

in1 = x''00000000000000001''

result = x000000000000001, the result is right.

We can see that in t = 50 ns to 100 ns, the operation is 0001, the function of ALU is OR. We can see

```
in0 = x"11111011111111111"
```

in1 = x''0000000000000001''




Figure 7(100ns-200ns)

We can see that in t = 100 ns to 150 ns, the operation is 0010, the function of ALU is ADD. We can see

we can see from the figure that the result is right.

We can see that in t = 150 ns to 200 ns, the operation is 0010, the function of ALU is ADD. We can see

$$in0 \le x"7FFF_FFFF_FFFFF$$

$$in1 \le x"0000_0000_0000_0001"$$

So, the result is overflow. And we can see that overflow becomes high.




Figure 8(200ns-300ns)

We can see that in t = 200 ns to 250 ns, the operation is 0110, the function of ALU is SUBSTRACT. We can see

$$in0 \le x"F111_1011_1111_1111"$$

in $1 \le x''0010_0000_0000_CCC1''$ we can see from the figure that the

result is right.

We can see that in t = 250 ns to 300 ns, the operation is 0110, the function of ALU is SUBSTRACT. We can see

 $in0 \le x$ "7FFF_FFFF_FFFF"

 $in1 \le x"0000 0000 0000 0001"$

we can see from the figure that the result is right.




Figure 9(300ns-400ns)

We can see that in t = 300 ns to 350 ns, the operation is 0110, the function of ALU is SUBSTRACT. We can see

 $in0 \le x''10000000000000000$ ".

 $in1 \le x"1000000000000000"$.

The result is 0. So the output-zero becomes high.

We can see that in t = 350 ns to 400 ns, the operation is 0110, the function of ALU is SUBSTRACT. We can see


in0 <= x"8000000000000000"

 $in1 \le x''0000000000000001"$.

So, the result is overflow. And we can see that overflow becomes high.

4 CPU Control

The input to the control unit is the 11-bit opcode field in the instruction. The output of the control unit consists of three 1-bit signals used to control the multiplexer. Three signals (RegWrite, MemRead, and MemWrite) to control reading and writing in register fields and data memory, a 1-bit signal (Branch) to determine if branching is possible, and a 2-bit control signal for the ALU (ALUOp) function should match the truth table.



The truth table is

Input or output	Signal name	R-format	LDUR	STUR	CBZ
Inputs	I[31]	1	1	1	1
	I[30]	Х	1	1	0
	I[29]	Х	1	1	1
	I[28]	0	1	1	1
	I[27]	1	1	1	0
	I[26]	0	0	0	1
	I[25]	1	0	0	0
	I[24]	X	0	0	0
	I[23]	0	0	0	Χ
	I[22]	0	1	0	Χ
	I[21]	0	0	0	Χ
Outputs	Reg2Loc	0	Χ	1	1
	ALUSrc	0	1	1	0
	MemtoReg	0	1	Χ	Χ
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

The VHDL code of CPU control is

```
LIBRARY IEEE;
        USE IEEE.STD_LOGIC_1164.ALL;
        use IEEE.STD_LOGIC_UNSIGNED.ALL;
     E entity CPUControl is
Functionality show
       -- Functionality should match the truth table shown in Figure 4.22 of the textbook, inlcuding the -- output 'X' values.
        -- The truth table in Figure 4.22 omits the unconditional branch instruction:
           UBranch = 'l'
MemWrite = RegWrite = '0'
             all other outputs = 'X'
     port(Opcode : in STD_LOGIC_VECTOR(10 downto 0);
11
            Reg2Loc : out STD_LOGIC;
13
            CBranch : out STD_LOGIC; --conditional
14
            MemRead : out STD_LOGIC;
            MemtoReg : out STD_LOGIC;
15
            MemWrite : out STD_LOGIC;
16
            ALUSrc : out STD LOGIC;
             RegWrite : out STD_LOGIC;
19
            UBranch : out STD_LOGIC; -- This is unconditional
            ALUOp : out STD_LOGIC_VECTOR(1 downto 0)
20
      );
21
       end CPUControl;
22
        ARCHITECTURE Behavl OF CPUControl IS
     ₽ BEGIN
25
     白
                PROCESS (opcode)
                BEGIN
                        regWrite <= '0';
                        CASE opcode IS
30
                                WHEN "11111000010" => --LDUR
31
                                        Reg2Loc <= 'X';
                                                       <= '1';
                                         ALUSTO
32
                                                       <= '1';
                                        MemtoReg
33
                                                       <= '1';
                                         RegWrite
34
35
                                         MemRead
                                                       <= '1';
                                        MemWrite
                                                       <= '0';
                                                       <= '0':
                                         CBranch
                                                       <= '0':
38
                                         UBranch
                                                       <= "00"
                                         ALUop
39
                                 WHEN "11111000000"
 40
                                         Reg2Loc
                                                       <= '1';
                                         ALUsrc
                                                       <= '1';
                                                       <= 'X'
43
                                         MemtoReg
                                         RegWrite
                                                       <= '0';
44
                                                       <= '0';
45
                                         MemRead
                                         MemWrite
                                                       <= '1';
                                         CBranch
                                                       <= '0';
                                                       <= '0';
48
                                         UBranch
                                        ALUop
49
                                                       <= "00"
50
                                WHEN "10110100000" => --CBZ
51
                                         Reg2Loc
                                                       <= '1';
                                                       <= '0':
53
                                         ALUsrc
                                                       <= 'X'
54
                                         MemtoRea
                                                       <= '0';
55
                                         RegWrite
56
                                         MemRead
                                                       <= '0';
                                         MemWrite
                                                       <= '0';
                                         CBranch
                                                       <= '1';
                                                       <= 101:
59
                                         UBranch
                                                       <= "01"
60
                                         ALUop
61
                                WHEN "10110100001" => --CBZ
62
                                        Reg2Loc
                                                     <= '1';
63
64
                                        ALUSTO
                                                       <= '0';
65
                                        MemtoReg
66
                                        RegWrite
                                                       <= '0';
67
                                        MemRead
                                                       <= '0';
68
69
70
71
                                                      <= '0':
                                        MemWrite
                                                      <= '1';
                                        CBranch
                                        UBranch
                                                      <= '0';
                                        ALUop
                                                      <= "01"
72
73
74
75
76
77
78
                                WHEN "10110100010" => --CBZ
                                        Reg2Loc
                                                      <= '1';
                                                      <= '0';
                                        ALUSTO
                                                       <= 'X';
                                        MemtoRea
                                        RegWrite
                                                      <= '0';
79
                                        MemWrite
                                                      <= '0';
80
                                        CBranch
                                                      <= '1';
                                                      <= '0';
81
                                        UBranch
                                        ALUop
                                                      <= "01"
```

```
WHEN "10110100011" => --CBZ
 85
                                         Reg2Loc <= '1';
 86
87
88
                                          ALUSTO
                                                        <= '0';
                                                        <= 'X';
                                          MemtoRea
                                          RegWrite
                                                        <= '0';
 89
                                          MemRead
                                                        <= '0';
                                          MemWrite
                                                        <= '0';
 91
                                          CBranch
                                                        <= '1';
 92
                                          UBranch
                                                        <= '0';
                                                       <= "01" ;
 93
94
                                         ALUop
 95
                                         WHEN "10110100100" => --CBZ
 96
                                         Reg2Loc
                                                      <= '1';
 97
                                          ALUSTC
                                                        <= '0';
 98
99
                                          MemtoReg
                                                        <= 'X';
                                                        <= '0';
                                          RegWrite
                                                        <= '0';
                                          MemRead
                                                        <= '0';
101
                                          MemWrite
102
                                          CBranch
                                                        <= '1';
103
                                          UBranch
                                                        <= '0';
                                                        <= "01"
104
                                         ALUop
105
                                         WHEN "10110100101" => --CBZ
                                                    <= '1';
<= '0';
106
                                          Reg2Loc
107
                                          ALUsrc
                                                        <= 'X';
108
                                          MemtoReg
                                          RegWrite
                                                        <= '0';
109
110
                                                        <= '0';
                                          MemRead
111
                                          MemWrite
                                                        <= '0';
112
                                          CBranch
                                                        <= '1';
113
                                          UBranch
                                                        <= '0';
                                                        <= "01"
                                         ALUop <= "01" ;
WHEN "10110100110" => --CBZ
114
115
                                          Reg2Loc
                                                        <= '1';
116
117
                                          ALUsrc
                                                        <= '0';
118
                                          MemtoReg
                                                         <= 'X';
119
                                          RegWrite
                                                        <= '0';
                                                        <= '0':
120
121
                                          MemRead
                                          MemWrite
                                                        <= '0';
122
                                          CBranch
                                                        <= '1';
123
                                          UBranch
                                                        <= '0';
                                         ALUop <= "01" ;
WHEN "10110100111" => --CBZ
124
125
                                          Reg2Loc <= '1';
ALUsrc <= '0';
126
127
                                                        <= 'X';
128
                                          MemtoRea
129
                                                        <= '0';
                                          RegWrite
130
                                          MemRead
                                                        <= '0';
131
                                          MemWrite
                                                        <= '0';
                                                        <= '1';
132
                                          CBranch
                                                       <= '0';
133
                                          UBranch
                                          ALUop
                                                       <= "01"
134
135
136
                                         WHEN "10001010000" => --R-format
                                                    <= '0';
<= '0';
137
                                          Reg2Loc
138
                                          ALUSTO
                                                        <= '0';
139
                                          MemtoRea
                                          regWrite
                                                        <= '1';
140
141
                                          MemRead
                                                        <= '0';
142
                                          MemWrite
                                                        <= '0';
143
                                          CBranch
                                                        <= '0';
                                                        <= '0';
144
                                          UBranch
                                                        <= "10"
145
                                          ALUop
                                          WHEN "10001011000" => --R-format
146
                                                                                                                                         \wedge
                                                     <= '0';
147
                                          Reg2Loc
148
                                          ALUsrc
                                                        <= '0';
149
                                          MemtoReg
                                                        <= '0';
                                                        <= '1';
<= '0';
150
                                          RegWrite
151
152
153
                                          MemRead
                                                        <= '0';
                                          MemWrite
                                                        <= '0';
                                          CBranch
154
                                                        <= '0';
                                          UBranch
                                          ALUop <= "10" ;
WHEN "10101010000" => --R-format
156
                                                    <= '0';
157
                                          Reg2Loc
                                                        <= '0';
158
                                          ALUsrc
159
                                                        <= '0';
                                          MemtoRea
                                                        <= '1';
160
                                          RegWrite
161
                                          MemRead
                                                        <= '0';
                                                        <= '0';
<= '0';
162
                                          MemWrite
163
                                          CBranch
                                                        <= '0';
164
                                          UBranch
                                                        <= "10"
                                          ALUop
165
```


```
WHEN "10101011000" => --R-format
166
                                                            <= '0';
                                             Reg2Loc
167
 168
                                                             <= '0';
                                             ALUsrc
 169
                                             MemtoReg
                                                             <= '0';
 170
                                             RegWrite
                                                             <= '1';
 171
                                             MemRead
                                                             <= '0';
172
173
174
                                                             <= '0':
                                             MemWrite
                                                             <= '0';
                                             CBranch
                                                             <= '0';
                                             UBranch
                                             ALUop <= "10" ;
WHEN "11001010000" => --R-format
 175
 176
177
178
179
                                                             <= '0';
                                             Reg2Loc
                                                             <= '0';
                                             ALUsrc
                                                             <= '0';
                                             MemtoReg
 180
                                             RegWrite
                                                             <= '1';
 181
                                             MemRead
                                                             <= '0';
 182
                                             MemWrite
                                                             <= '0';
 183
                                             CBranch
                                                             <= '0';
                                                             <= 101:
 184
                                             UBranch
                                             ALUop <= "10" ;
WHEN "11001011000" => --R-format
                                                             <= "10"
 185
 186
                                                                                                                                                   \wedge
                                                             <= '0';
                                             Reg2Loc
 187
                                                             <= '0';
 188
                                             ALUsrc
                                                             <= '0';
189
190
                                             MemtoReg
                                                             <= '1';
                                             redWrite
 191
                                                             <= '0';
                                             MemRead
 192
                                             MemWrite
                                                             <= '0';
 193
                                             CBranch
                                                             <= '0';
                                                             <= '0':
 194
                                             UBranch
                                                             <= "10"
 195
196
                                             ALUop <= "10" ;
WHEN "11101010000" => --R-format
 197
                                             Reg2Loc
                                                            <= '0';
 198
                                             ALUsrc
                                                             <= '0';
 199
                                             MemtoReg
                                                             <= '0';
200
201
202
                                                             <= '1';
                                             RegWrite
                                                             <= '0';
                                             MemRead
                                                             <= '0';
                                             MemWrite
 203
                                                             <= '0';
                                             CBranch
 204
                                              UBranch
                                                             <= '0';
 205
                                             ALUop
                                                             <= "10"
                                             ALUop <= "10" ;
WHEN "11101011000" => --R-format
 205
 206
                                                          <= '0';
207
208
209
                                             Reg2Loc
                                                             <= '0';
                                             ALUsrc
                                                             <= '0';
                                             MemtoReg
 210
                                             RegWrite
 211
                                             MemRead
                                                             <= '0';
 212
                                             MemWrite
                                                             <= '0';
213
214
215
                                             CBranch
                                                             <= '0';
                                                             <= '0';
                                             UBranch
                                             ALUop <= "10" ;
WHEN "00000000000" => --R-format
 216
 217
                                             Reg2Loc
                                                             <= '0';
 218
                                             ALUsrc
                                                             <= '0';
                                                             <= '0';
 219
                                             MemtoRea
                                                             <= '1';
220
221
                                             RedWrite
                                                             <= '0';
                                             MemRead
 222
                                             MemWrite
                                                             <= '0';
 223
                                             CBranch
                                                             <= '0';
                                                             <= '0';
<= "10"
 224
                                             UBranch
 225
                                             ALUop
 226
                          WHEN "11010001000" =>
                                                                                                                                                   ٨
 227
                                                              <= '0';
                                             Reg2Loc
 228
                                                             <= '1';
                                             CBranch
                                                             <= '0';
<= '0';
 229
                                             UBranch
 230
                                             MemRead
231
232
233
                                                             <= '0';
                                             MemtoReg
                                                             <= "10";
                                             ALUop
                                                             <= '0';
                                             MemWrite
 234
                                              ALUsrc
                                                             <= '1';
 235
                                             RegWrite
                                                             <= '0' ;
                                          WHEN "00010100000" =>
Reg2Loc <= '0':
 236
237
238
                                                             <= '1';
                                             CBranch
 239
                                                             <= '0';
                                             UBranch
 240
                                             MemRead
                                                             <= '0';
 241
                                             MemtoReg
                                                             <= '0';
                                                             <= "00";
 242
                                             ALUop
                                                             <= '0';
243
244
                                             MemWrite
                                             ALUsrc
                                                             <= '1';
                                                             <= '0' ;
 245
                                             RegWrite
```

```
WHEN OTHERS => NULL;
                                            Reg2Loc <= '0';
                                            CBranch
249
250
251
252
                                                            <= '0';
                                            UBranch
                                                           <= '0';
                                            MemRead
                                                           <= '0';
                                            MemtoReg
                                                           <= "00";
                                            ALUop
253
                                            MemWrite
                                                           <= '0';
254
                                            ALUsrc
                                                           <= '0':
255
256
257
                                                           <= '0' ;
                                            RegWrite
                          END CASE:
258
                 END PROCESS;
         END Behavl;
```

Then I built the testbench to test the function of the CPU. The testbench of mine is that (in the simulation, the signals in the simulation have the same names as the related ports.):

```
stim_proc : PROCESS
48
        BEGIN
49
                 Opcode <= "00000000000";
                 WAIT FOR 100 ns;
                 Opcode <= "11111000010";
52
                 WAIT FOR 100 ns;
Opcode <= "11111000000";
53
54
                 WAIT FOR 100 ns;
57
58
59
                 Opcode <= "10110100111";
                 WAIT FOR 100 ns;
                 Opcode <= "10110100000";
62
                 WAIT FOR 100 ns;
Opcode <= "11000101000";
63
64
                 WAIT FOR 100 ns;
                 Opcode <= "111111111111";
66
67
                 WAIT FOR 100 ns;
                 Opcode <= "10000100000";
68
        wait:
69
        END PROCESS;
```

The figure below is the simulation result



0 ns to 200 ns

During time t = 0 ns to t = 100 ns, I set Opcode \leq "00000000000"

The result is:

Reg2Loc = '0'ALUsrc = '0'MemtoReg = '0'RegWrite = '1' MemRead = '0'MemWrite = '0'= '0'CBranch UBranch = '0'ALUop = "10"


The result is correct.

During time t = 100 ns to t = 200 ns, I set Opcode \leq "11111000010"

The result is:

Reg2Loc ='X' ALUsrc = '1' MemtoReg = '1' RegWrite = '1' MemRead = '1' MemWrite = '0'CBranch = '0'**UBranch** = '0'ALUop = "00"

The result is correct.



200 ns to 400 ns

During time t = 200 ns to t = 300 ns, I set Opcode \leq " 11111000000" The result is:

Reg2Loc = '1'ALUsrc = '1'MemtoReg = 'X'RegWrite = '0'= '0'MemRead = '1' MemWrite CBranch = '0'= '0'UBranch = "00"ALUop

The result is correct.

During time t =300 ns to t =400 ns, I set Opcode <= "10110100111""

The result is:

The result is correct.

5 Data Memory testbench

The par is to write the testbench of data memory. The function is to read from or write to the data memory provided. The data memory must be written on store instructions; hence, data memory has read and write control signals, an address input, and an input for the data to be written into memory.

Below is the testbench I built (in the simulation, the signals in the simulation have the same names as the related ports.): The cycle of the clock is set to 50 ns.

```
sim proc: process
 begin
        MemWrite <= '0';
        MemRead <= '1';
        Address <= x"00000000000000000000";
        WriteData <= x"11112222000000000";
        WAIT FOR 50 ns;
        MemWrite <='l';
        MemRead <= '0';
        WriteData <= x"1111222200000001";
        Address <= x"00000000000000000000";
        WAIT FOR 50 ns;
        MemWrite <='0';
        MemRead <= '1';
        WriteData <= x"11112222000000000";
        wait;
END PROCESS;
 Clock <= not Clock after 25 ns;
```

Figure 10 to below shows the result of the simulation:




Figure 10 (0ns-50ns)

During t = 0 ns to t = 50 ns, I try to read the value stored in the dmemBytes(0), So, I set:

```
MemWrite <= '0';
MemRead <= '1'
```

```
Address <= x"0000000000000000"
WriteData <= x"111122220000000"
```

And the result:

DEBUG MEM CONTENTS is

And in the initialize of the dmemBytes, I set dmemBytes(0) to "00000101"

```
if (first) then
       -- Example: MEM(0x0) = 0x0000000000000001 (Hex)
       -- 1(decimal)
       dmemBytes(7) <= "000000000";
       dmemBytes(6) <= "000000000";
       dmemBytes(5) <= "000000000";
       dmemBytes(4) <= "000000000";
       dmemBytes(3) <= "000000000";
       dmemBytes(2) <= "000000000";
       dmemBytes(1) <= "000000000";
       dmemBytes(0) <= "00000101"; --least significant has the lowest address
       dmemBvtes(15) <= "000000000";
 And in the dmem. vhd, we can learn that
   conntect the signals that will be used for testing. Complete it to (64*4 1 downto 0)
DEBUG MEM CONTENTS <=
  dmemBytes(0) & dmemBytes(1) & dmemBytes(2) & dmemBytes(3) & --DMEM(0)
  dmemBytes(4) & dmemBytes(5) & dmemBytes(6) & dmemBytes(7) & --DMEM(4)
  dmemBytes(8) & dmemBytes(9) & dmemBytes(10) & dmemBytes(11) & --DMEM(8)
  dmemBytes(12) & dmemBytes(13) & dmemBytes(14) & dmemBytes(15) & --DMEM(12)
  dmemBytes( 16) & dmemBytes( 17) & dmemBytes( 18) & dmemBytes( 19) & --DMEM(11)
  dmemBytes(20) & dmemBytes(21) & dmemBytes(22) & dmemBytes(23) & --DMEMM(20)
  dmemBytes (24) & dmemBytes (25) & dmemBytes (26) & dmemBytes (27) & --DMEM (22)
  dmemBytes(28) & dmemBytes(29) & dmemBytes(30) & dmemBytes(31); --DMEM(28)
```

dmemBytes(0) is the most significant byte of the DEBUG_MEM_CONTENTS. So, the result- DEBUG_MEM_CONTENTS gotten from the simulation is right.




Figure 11 (50ns-100ns)

During t = 50 ns to t = 100 ns, I try to store the value stored data in the dmemBytes(10), So, I set:

```
MemWrite <='1'
MemRead <= '0'
```

```
WriteData <= x"1111222200000001"
Address <= x"0000000000000000A"
```

```
And we can see the simulation result- DEBUG MEM CONTENTS
```

```
Conntect the signals that will be used for testing. Complete it to (64*4 \text{ 1 downto 0})
    DEBUG MEM CONTENTS <=
      dmemBytes(0) & dmemBytes(1) & dmemBytes(2) & dmemBytes(3) & --DMEM(0)
       dmemBytes(4) & dmemBytes(5) & dmemBytes(6) & dmemBytes(7) & --DMEM(4)
      dmemBytes(8) & dmemBytes(9) & dmemBytes(10) & dmemBytes(11) & --DMEM(8)
      dmemBytes(12) & dmemBytes(13) & dmemBytes(14) & dmemBytes(15) & --DMEM(12)
      dmemBytes(16) & dmemBytes(17) & dmemBy deme_tb/uut/dmemBytes
      dmemBytes (20) & dmemBytes (21) & dmemBy
                                                                              MEMM (20)
                                                  0: 05 00 00 00 00 00 00 00
      dmemBytes (24) & dmemBytes (25) & dmemBy
                                                                              M(22)
                                                  8: 00 00 01 00 00 00 22 22
       dmemBytes(28) & dmemBytes(29) & dmemByte
                                                 16: 11 11 00 00 00 00 00 00
                                                 24: 00 00 00 00 00 00 00 00
                                                 32: 00 00 00 00 00 00 00 00
end behavioral:
                                                 40: 00 01 00 00 00 00 00 00
                                                 48: 00 00 00 00 00 00 00 00
                                                 56: 00 00 00 00 00 00 00 00
                                                 64: XX
```

The data have been written in the dmemBytes from dmemBytes(10).




Figure 12 (100ns-150ns)

```
During t = 100 ns to t = 150 ns, I try print the error message, So, I set:
```

```
MemWrite <='0'
```

MemRead <= '1'

WriteData <= x"1111222200000000"

And result is:

```
# ** Error: Invalid DMEM addr. Attempted to read 4-bytes starting at address 80 but only 64 bytes are available
# Time: 100 ns Iteration: 1 Instance: /deme_tb/uut
# ** Error: Invalid DMEM addr. Attempted to read 4-bytes starting at address 80 but only 64 bytes are available
# Time: 125 ns Iteration: 0 Instance: /deme_tb/uut
# ** Error: Invalid DMEM addr. Attempted to read 4-bytes starting at address 80 but only 64 bytes are available
# Time: 150 ns Iteration: 0 Instance: /deme_tb/uut
# Add wave __rosition insertroint sim:/deme_tb/
```

6 Instruction Memory

In this part, we need to build our Instruction Memory which is a byte addressable, little-endian, read-only memory. And the Instruction Memory should be 128 bytes. The Instruction Memory can only be read. So, it only has one input

which shows the memory to be read and one output that output the data gotten from memory.

The VHDL code is that:

```
LIBRARY IEEE;
        USE IEEE.STD LOGIC 1164.ALL:
       USE IEEE.NUMERIC_STD.ALL;
     entity IMEM is
     🗦 -- The instruction memory is a byte addressable, little-endian, read-only memory
       -- Reads occur continuously
       -- HINT: Use the provided dmem. vhd as a starting point
       generic(NUM BYTES : integer := 128);
        -- NUM_BYTES is the number of bytes in the memory (small to save computation resources)
             Address : in STD_LOGIC_VECTOR(63 downto 0); -- Address to read from
11
12
             ReadData : out STD LOGIC VECTOR(31 downto 0)
13
      -);
14
      end IMEM;
     architecture behavl of IMEM is
16
     type ByteArray is array (0 to NUM_BYTES) of STD_LOGIC_VECTOR(7 downto 0);
signal ImemBytes:ByteArray;
18
20
    process (Address)
21
          variable addr:integer;
22
          variable first:boolean := true;
23
      begin
24 🛱
             if(first) then
25
26
                 ImemBytes(7) <= "000000000";</pre>
                 ImemBytes(6) <= "000000000";</pre>
27
                ImemBytes(5) <= "00000000";</pre>
28
                 ImemBytes(4) <= "111111111";</pre>
29
                 ImemBytes(3) <= "000000000";</pre>
30
                 ImemBytes(2) <= "00000000";</pre>
31
                ImemBytes(1) <= "000000000";</pre>
32
                 ImemBytes(0) <= "00000001";</pre>
33
                                                 --least significant has the lowest address
34
35
                 ImemBytes(15) <= "000000000";</pre>
                 ImemBytes(14) <= "000000000";</pre>
36
                 ImemBytes(13) <= "00000000";</pre>
37
```

The initialization of intermediate memory is not displayed.

```
164
165
                     ImemBytes (117)
                     ImemBytes (116)
166
                     ImemBytes (115)
                     ImemBytes(114)
                                        <= "00000000"
                     ImemBytes(113)
                                         <= "00000000";
                  first := false;
169
170
                 end if:
      addr:=to_integer(unsigned(Address));
if (addr+7 < NUM_BYTES) then
174
            ReadData <= ImemBvtes(addr+3) & ImemBvtes(addr+2)&
175
                            ImemBytes(addr+1) & ImemBytes(addr+0);
             else report "Invalid DMEM addr. Attempted to read 4-bytes starting at address " & integer image(addr) & " but only " & integer image(NUM_BYTES) & " bytes are available"
177
178
                         severity error;
             end if;
181
         end process;
183
184
          end behavl;
185
```

Then I built the testbench to test the Instruction Memory. The testbench of mine is that (in the simulation, the signals in the simulation have the same names as the related ports.):

Figure 13 is the simulation result:





Figure 13 (0ns-100ns)

During t = 0 ns to t =50 ns, I try to read the data stored data in the ImemBytes(4), So, I set: Address <= x"0000_0000_0000_0004"; And the ReadData = x000000FF. According to the memory list:



The result is right.

During t = 50 ns to t = 100 ns, I try to read the data stored data start from the ImemBytes(32), So, I set: Address $\leq x"0000_0000_0000_0020"$; And the ReadData = x00200808, the result is right.




Figure 14 (100ns-200ns)

During t = 100 ns to t = 150 ns, I try to read the data stored data start from the ImemBytes(8), So, I set:

Address <= x"0000_0000_0000_0008"

And ReadData = x00200808, the result is right. Because in the initialization. they are same.

```
ImemBytes(11) <= "000000000";
ImemBytes(10) <= "001000000";
ImemBytes(9) <= "00001000";
ImemBytes(8) <= "00001000";</pre>
```

```
ImemBytes(36) <= "000000000";
ImemBytes(35) <= "000000000";
ImemBytes(34) <= "001000000";
ImemBytes(33) <= "00001000";
ImemBytes(32) <= "000010000";</pre>
```

During t = 150 ns to t = 200 ns, I try print the error message, So, I set: Address $\leq x$ "0000 0000 1000 0040";


```
The result is
```

```
** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
Time: 0 ns Iteration: 0 Instance: /imem_tb/uut

** Error: Invalid DMEM addr. Attempted to read 4-bytes starting at address 268435520 but only 128 bytes are available Time: 150 ns Iteration: 1 Instance: /imem_tb/uut
```

(7) Registers

In this part of lab, we need to build 32 registers. And each of these registers has 64-bit. We need to read data from the register or load data to the register.



According to the figure in the book. When RegWrite = 1,we want to load WD to the register according to WR. WR, RR1 and RR2 show we that which register would be written or be loaded data. And RD1 and RD2 as the

output to output the date we read from Number.RD1 register and Number.RD1 register.

So, the VHDL code is that:

```
library ieee;
       use ieee.std_logic_1164.all;
       use IEEE.numeric_std.ALL;
     E entity registers is
    - This component is described in the textbook, starting on section 4.3
      -- The indices of each of the registers can be found on the LEGv8 Green Card
       -- Keep in mind that register 31 (XZR) has a constant value of 0 and cannot be overwritten
      -- This should only write on the negative edge of Clock when RegWrite is asserted.
      -- Reads should be purely combinatorial, i.e. they don't depend on Clock
      --- HINT: Use the provided dmem. whd as a starting point
11
      generic(TotalByte : integer := 256);
12
                   : in STD_LOGIC_VECTOR (4 downto 0);
    port (RR1
13
14
          RR2
                    : in STD LOGIC VECTOR (4 downto 0);
                 : in STD_LOGIC_VECTOR (4 downto 0);
: in STD_LOGIC_VECTOR (63 downto 0);
15
           WR
           WD
16
           RegWrite : in STD LOGIC;
           Clock : in STD LOGIC;
18
                    : out STD LOGIC VECTOR (63 downto 0);
19
                  : out STD_LOGIC_VECTOR (63 downto 0);
          RD2
20
21 🖨
           -- Probe ports used for testing.
22
           -- Notice the width of the port means that you are
23
                  reading only part of the register file.
           -- This is only for debugging
24
           -- You are debugging a sebset of registers here
25
           -- Temp registers: $X9 & $X10 & X11 & X12
27
           -- 4 refers to number of registers you are debugging
           DEBUG TMP REGS : out STD LOGIC VECTOR (64*4 - 1 downto 0);
29
            -- Saved Registers X19 & $X20 & X21 & X22
30
            DEBUG_SAVED_REGS : out STD_LOGIC_VECTOR(64*4 - 1 downto 0)
31
     -);
32
       end registers;
F architecture behavl of registers is
       type ByteArray is array (0 to TotalByte) of STD_LOGIC_VECTOR(7 downto 0);
       signal dmemBytes : ByteArray;
 process (Clock, RegWrite, WD, WR, RR2, RR1)
     variable addr:integer;
     variable addrl : integer:
  variable addr2 : integer;
    variable first:boolean := true;
 begin
```

```
if(first) then
        1
                   dmemBytes(7) <= "00000000";
dmemBytes(6) <= "00000000";</pre>
47
48
                   dmemBytes(5) <= "000000000";
49
                   dmemBytes(4) <= "00000000";
50
51
                  dmemBytes(3) <= "00000000";
52
                  dmemBytes(2) <= "000000000";
                   dmemBytes(1) <= "00000000";
53
                   dmemBytes(0) <= "00000001"; --X0
54
55
                   dmemBytes(15) <= "00000000";
56
57
                   dmemBytes(14) <= "00000000";
58
                   dmemBytes(13) <= "000000000";
59
                   dmemBytes(12) <= "000000000";
60
                   dmemBytes(11) <= "000000000";
                   dmemBytes(10) <= "00000000";
dmemBytes(9) <= "00000000";</pre>
62
63
                   dmemBytes(8) <= "00000000"; --X1
64
65
66
67
                   dmemBytes(23) <= "000000000";
                   dmemBytes(22) <= "00000000";
dmemBytes(21) <= "00000000";
68
69
70
71
72
73
                   dmemBytes (20) <= "000000000";
                   dmemBytes(19) <= "000000000";
                   dmemBytes(18) <= "000000000";
                   dmemBytes(17) <= "00000000";
dmemBytes(16) <= "00000000"; --x2
74
registers.vhd × register_tb.vhd ×
```

The initialization of other register memory is not displayed.

```
348
349
350
351
         352
353
354
         dmemBytes(244) <= "00000000";
         dmemBytes(243) <= "000000000";
355
         dmemBytes(242) <= "000000000";
356
          dmemBytes(241) <= "000000000";
357
358
         dmemBytes(240) <= "00000000";--X30
359
360
361
         dmemBytes(255) <= "00000000";
          dmemBytes(254) <= "000000000";
362
          dmemBytes(253) <= "000000000";
         dmemBytes(253) <= "00000000";
dmemBytes(251) <= "00000000";
dmemBytes(250) <= "00000000";
dmemBytes(249) <= "00000000";</pre>
363
364
365
366
367
         dmemBytes(248) <= "00000000";--X31
368
369
          first := false;
                             end if;
```

```
[t ■ Now st
       if Clock = '1' and Clock'event and RegWrite='1' then
               addr:=to_integer(unsigned(WR)) * 8;
                      if (addr<248) then
378
379
380
                   dmemBytes(addr+7) <= WD(63 downto 56);
                   dmemBytes(addr+6) <= WD(55 downto 48);
                   dmemBytes(addr+5) <= WD(47 downto 40);
381
                   dmemBytes(addr+4) <= WD(39 downto 32);</pre>
382
                   dmemBytes(addr+3) <= WD(31 downto 24);</pre>
383
                   dmemBytes(addr+2) <= WD(23 downto 16);</pre>
                   dmemBytes(addr+1) <= WD(15 downto 8);</pre>
                   dmemBytes(addr) <= WD(7 do
elsif (addr=248)
385
386
                                       <= WD (7 downto 0);
387
                              then report "X31 cannot be writen severity error;
                                else report "Invalid Register address" severity error;
389
390
                      elsif RegWrite='0' then
391
392
393
                                     addr1 := to_integer(unsigned(RR1)) * 8;
                                   addr2:=to_integer(unsigned(RR2)) * 8;
if addr1<248 and addr2<248 then</pre>
394
                                    RD1 <= dmemBytes(addr1) & dmemBytes(addr1+1)
395
                                    & dmemBytes(addr1+2) & dmemBytes(addr1+3)
396
                                    & dmemBytes(addrl+4) & dmemBytes(addrl+5)
397
                                    & dmemBytes(addrl+6) & dmemBytes(addrl+7);
398
399
400
                                    RD2 <= dmemBytes(addr2) & dmemBytes(addr2+1)
401
402
                                    & dmemBytes(addr2+2) & dmemBytes(addr2+3)
403
                                    & dmemBytes(addr2+4) & dmemBytes(addr2+5)
404
                                     & dmemBytes(addr2+6) & dmemBytes(addr2+7);
405
                              elsif addrl = 248 or addr2 =248 then
406
                               report "X31 cannot be writen" severity error;
414
        dmemBytes (154) &dmemBytes (155) &
        dmemBytes (156) &dmemBytes (157) &
415
416
        dmemBytes (158) admemBytes (159) a
417
        dmemBytes (160) admemBytes (161) a
        dmemBytes (162) &dmemBytes (163) &
419
        dmemBytes (164) &dmemBytes (165) &
420
        dmemBytes (166) admemBytes (167) a
421
        dmemBytes (168) &dmemBytes (169) &
422
        dmemBytes (170) &dmemBytes (171) &
423
        dmemBytes (172) &dmemBytes (173) &
424
        dmemBytes (174) admemBytes (175) a
425
        dmemBytes (176) &dmemBytes (177) &
426
        {\tt dmemBytes\,(178)\,\&dmemBytes\,(179)\,\&}
427
        dmemBytes (180) admemBytes (181) a
        dmemBytes (182) &dmemBytes (183);
428
                 DEBUG_TMP_REGS <= dmemBytes(72)&dmemBytes(73)&
429
        dmemBytes (74) &dmemBytes (75) &
431
        dmemBytes (76) &dmemBytes (77) &
432
        dmemBytes (78) admemBytes (79) a
433
        dmemBytes (80) admemBytes (81) a
434
        dmemBytes (82) &dmemBytes (83) &
435
        dmemBytes (84) &dmemBytes (85) &
436
        dmemBytes (86) &dmemBytes (87) &
437
        dmemBytes (88) &dmemBytes (89) &
438
        dmemBytes (90) &dmemBytes (91) &
439
        dmemBytes (92) admemBytes (93) a
440
        dmemBytes (94) admemBytes (95) a
441
        dmemBytes (96) &dmemBytes (97) &
442
        dmemBytes (98) &dmemBytes (99) &
443
         dmemBytes (100) admemBytes (101) a
444
         dmemBytes (102) &dmemBytes (103);
```

Then I built the testbench to test the registers. The testbench of mine is that (in the simulation, the signals in the simulation have the same names as the related ports.):

```
51
       );
52
53
     isim proc: process
54
       begin
               RegWrite <= '0';
55
               RR1
                      <= "01001"; --X9
56
57
               RR2
                      <= "01010"; --X10
               wait FOR 50 ns;
58
59
60
               RegWrite <= '1';
61
               WR<="10011";
62
               WD<=X"FFFFFFFFFFFFFF;
63
               wait FOR 50 ns;
64
65
               RegWrite <= '1';
               WR<="111111";
66
               WD<=X"FFFFFFFFFFFFF;
67
68
               wait;
69
70
71
      - END PROCESS;
72
        Clock <= not Clock after 25 ns;
73
      - END;
74
```

And figure 14 to 16 are the simulation result:





Figure 15 (0ns-50ns)

During t = 0 ns to t = 50 ns, I try to read the data stored in the X9 and X10 So, I set:

```
RegWrite <= '0'
RR1 <= "01001"; --X9
RR2 <= "01010"; --X10
```

Here is the memory list



So, the result is correct.




Figure 15 (50ns-100ns)

During t = 50 ns to t = 100 ns, I try to write the data in the X20.So, I set:

```
RegWrite <= '1'
WR<="10011"
WD<=X"FFFFFFFFFFFFFFFF
```

According to the memory list, the result is correct.

```
And this is the result:
add wave -position insertpoint sim:/registers_tb/*
VSIM 17> run
# ** Error: X31 cannot be writen
    Time: 125 ns Iteration: 0 Instance: /registers_tb/uut
VSIM 18>
```