Lab Report #4

Name: Ruochen Duan Student ID: 1405106

(1) Introduction

In the lab 4, we need to implement the pipelined ARM CPU as shown in figure 1.




Figure 1: Schematic of Pipelined ARM (LEGv8) processor for Lab 3. This is Figure 4.50 in the textbook

The difference between pipelined CPU and the single-cycle CPU in the Lab3 is that in the Lab4 we need to build 4 additional registers, which are IF/ID, ID/EX, EX/MEM and MEM/WB, to store the data produced in each stage and send data to devices or the next register in each cycle. After creating these registers, we are able to wire these registers to each devices like figure 1.

2 Registers

This part shows the code of each registers mentioned above.

1. IF/ID

```
library ieee
         use ieee.std_logic_ll64.all;
         use ieee.std logic unsigned.all;
      mentity IF_ID is
                       clk : in STD_LOGIC;
      port (
                       rst : in STD_LOGIC;
                       IF_FC_in:in STD_LOGIC_VECTOR(63 downto 0);
IF_Instruction_in:in STD_LOGIC_VECTOR(31 downto 0);
ID_PC_out:out STD_LOGIC_VECTOR(63 downto 0);
ID_Instruction_out:out STD_LOGIC_VECTOR(31 downto 0)
10
11
12
14
        end IF_ID;
15
         architecture behavl of IF_ID is
16
      □ begin
17
18
               process(clk,rst)
19
                begin
                       if clk = '1' and clk'event then
20
                            ID_PC_out<=IF_PC_in;
ID_Instruction_out <=IF_Instruction_in;
21
22
23
                         end if;
24
                end process;
25
       end behavl;
26
```

2. ID/EX

```
E:/Modelism/ee126/lab4/ID_EX.vhd - Default =
    Ln#
                         library ieee ;
use ieee.std_logic_1164.all;
                         use ieee.std_logic_unsigned.all;
                   Figure entity ID_EX is
                  port (
| clk : in STD_LOGIC;
                        clk: in STD_LOGIC;
rst: in STD_LOGIC;
ID WB RegWrite_in:in STD_LOGIC;
ID WB MemtoReg:in STD_LOGIC;
ID MEM_Ubranch:in STD_LOGIC;
     10
     12
13
                         ID MEM_Cbranch:in STD_LOGIC;
ID MEM_MemRead:in STD_LOGIC;
                       ID_MEM_MemRead:in_STD_LOGIC;

ID_MEM_MemWrite:in_STD_LOGIC;

ID_EX_ALUsp::in_STD_LOGIC_VECTOR(1 downto 0);

ID_EX_ALUsp::in_STD_LOGIC_VECTOR(63 downto 0);

ID_PC_in: in_STD_LOGIC_VECTOR(63 downto 0);

ID_RD1: in_STD_LOGIC_VECTOR(63 downto 0);

ID_RD2: in_STD_LOGIC_VECTOR(63 downto 0);

ID_SignExtend: in_STD_LOGIC_VECTOR(63 downto 0);

ID_Instruction31_21: in_STD_LOGIC_VECTOR(10 downto 0);

ID_Instruction4_0: in_STD_LOGIC_VECTOR(4 downto 0);
     14
15
     19
     21
22
    Ln#
                         EX_WB_RegWrite_in:out STD_LOGIC;
                         EX_WB_MemtoReg:out STD_LOGIC;
EX_MEM_Ubranch:out STD_LOGIC;
     26
                         EX_MEM_Cbranch:out STD_LOGIC;
     28
29
                         EX_MEM_MemRead:out STD_LOGIC;
EX_MEM_MemWrite:out STD_LOGIC;
     30
31
                         EX_EX_ALUop:out STD_LOGIC_VECTOR(1 downto 0);
EX_EX_ALUsrc:out STD_LOGIC;
                       EX_EX_ADDSTCTOUT SID_LOGIC;
EX_RD1: out STD_LOGIC_VECTOR(63 downto 0);
EX_RD2: out STD_LOGIC_VECTOR(63 downto 0);
EX_RD2: out STD_LOGIC_VECTOR(63 downto 0);
EX_SignExtend: out STD_LOGIC_VECTOR(63 downto 0);
EX_Instruction31_21: out STD_LOGIC_VECTOR(10 downto 0);
EX_Instruction4_0: out STD_LOGIC_VECTOR(4 downto 0);
     32
     35
36
                         end ID_EX;
     40
```

```
__ E:/Modelism/ee126/lab4/ID_EX.vhd - Default =
                                                                                                                                                                                                                                                                              + a ×
   Ln#
                  architecture behavl of ID_EX is
             □ begin
               process (clk, rst)
                            begin
if rst ='1' then
    44
                  EX_WB_RegWrite_in <='0';
EX_WB_MemtoReg <='0';
EX_MEM_Ubranch <='0';
EX_MEM_Cbranch <='0';
EX_MEM_MemRead <='0';
    46
    47
    49
                  EX_HEM_MemWrite <='0';
EX_EX_ALUop <="00";
EX_EX_ALUsrc <='0';
EX_PC_in <=x"000
EX_RD1 <=x"000
    51
    53
54
                                                       <=x"00000000000000000;
                                                       <=x"00000000000000000;
<=x"00000000000000000;
                   EX_RD2
EX_SignExtend
    56
                                                        <=x"00000000000000000"
                   EX_Instruction31_21<="00000000000";
EX_Instruction4_0 <="00000";
elsif clk = '1' and clk'event then
    58
    60
61
                                                   if clk = '1' and clk'event then

EX_WB_RegWrite_in<=ID_WB_RegWrite_in;

EX_WB_MemtoReg <=ID_WB_MemtoReg;

EX_MEM_Ubranch <=ID_MEM_Ubranch;

EX_MEM_Cbranch <=ID_MEM_Cbranch;

EX_MEM_MemRead <=ID_MEM_MemRead;

EX_MEM_MemWrite <=ID_MEM_MemWrite;
    63
    65
    66
    67
68
                                                    EX_EX_ALUop <=ID_EX_ALUop;
EX_EX_ALUsrc <=ID_EX_ALUsrc;
    69
70
                                                    EX_PC_in
EX_RD1
                                                                                <=ID_PC_in;
<=ID_RD1;
   71
72
73
                                                   EX_RD2 <=ID_RD2;
EX_SignExtend <=ID_SignExtend;
EX_Instruction31_21<=ID_Instruction31_21;
   74
                                                   EX_Instruction4_0 <=ID_Instruction4_0;</pre>
                                               end if;
                      end process;
                 end behavl:
```

3. EX/MEM

```
use ieee.std_logic_1164.all;
        use ieee.std_logic_unsigned.all; 

P entity EX_MEM is
         port (
           clk : in STD_LOGIC;
            rst : in STD_LOGIC;
           EX WB RegWrite in:in STD_LOGIC;
EX WB MemtoReg:in STD_LOGIC;
EX_MEM_Ubranch:in STD_LOGIC;
EX_MEM_Cbranch:in STD_LOGIC;
10
12
           EX_MEM_MemRead:in STD_LOGIC;
EX_MEM_MemWrite:in STD_LOGIC;
14
15
            EX_AdderResult:in STD_LOGIC_VECTOR(63 downto 0);
           EX Zero:in STD LOGIC:
           EX_ALUResultin STD_LOGIC_VECTOR(63 downto 0);
EX_RD2: in STD_LOGIC_VECTOR(63 downto 0);
EX_Instruction4_0: in STD_LOGIC_VECTOR(4 downto 0);
17
18
19
20
            MEM_WB_RegWrite_in:out STD_LOGIC;
21
22
           MEM_WB_MemtoReg:out STD_LOGIC;
MEM_MEM_Ubranch:out_STD_LOGIC;
23
            MEM_MEM_Cbranch:out STD_LOGIC;
           MEM_MEM_MemRead:out STD_LOGIC;
MEM_MEM_MemWrite:out STD_LOGIC;
24
26
           MEM_AdderResult:out STD_LOGIC_VECTOR(63 downto 0);
            MEM_Zero:out STD_LOGIC;
           MEM_ALUResult:out STD_LOGIC_VECTOR(63 downto 0);
MEM_RD2:out STD_LOGIC_VECTOR(63 downto 0);
MEM_Instruction4_0:out STD_LOGIC_VECTOR(4 downto 0)
28
29
30
            end EX_MEM;
```

```
34
35
         architecture behavl of EX_MEM is
       E begin
           process(clk,rst)
         process (clk,rst)
begin if rst = 'l' then
MEM_WB_RegWrite_in <='0';
MEM_WB_MemtoReg <='0';
MEM_MEM_UDranch <='0';
                                             <=101:
                                            <='0';
<='0';
          MEM_MEM_Cbranch
          MEM MEM MemRead
42
          MEM_MEM_MemWrite
                                             <="0";
          MEM_AdderResult
MEM_Zero
44
                                             <=x"00000000000000000";
45
46
          MEM_ALUResult
                                             <=x"00000000000000000;
          MEM_RD2
                                             <=x"0000000000000000;
          MEM_Instruction4_0
                        elsif rising_edge (clk) then
gwrite_in <=EX_WB_Regwrite_in;
mtoReg <=EX_WB_MemtoReg;
Dranch <=EX_MEM_Ubranch;
branch <=EX_MEM_Cbranch;
lemRead <=EX_MEM_MemRead;
49
          MEM_WB_RegWrite_in
          MEM_WB_MemtoReg
MEM_MEM_Ubranch
51
53
54
          MEM_MEM_Cbranch
          MEM MEM MemRead
55
56
          MEM_MEM_MemWrite
                                             <=EX_MEM_MemWrite;
<=EX_AdderResult;
          MEM AdderResult
          MEM_Zero
                                              <=EX_Zero;
         MEM_ALUResult
MEM_RD2
                                             <=EX_ALUResult;
<=EX_RD2;
         MEM_Instruction4_0
end if;
end process;
60
                                             <=EX_Instruction4_0;
63
          end behavl;
```

4. MEM/WB

```
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
        F entity MEM_WB is
        port (
           clk : in STD_LOGIC;
           rst : in STD_LOGIC;
MEM_WB_RegWrite_in:in STD_LOGIC;
          MEM_MB MemtoReg:in STD_LOGIC;
MEM_RD:in STD_LOGIC_VECTOR(63 downto 0);
MEM_ALUResult:in STD_LOGIC_VECTOR(63 downto 0);
MEM_Instruction4_0: in STD_LOGIC_VECTOR(4 downto 0);
11
12
13
14
           WB_WB_RegWrite_in:out STD_LOGIC;
          WB_WB_MemtoReg:out_STD_LOGIC;
WB_RD:out_STD_LOGIC_VECTOR(63 downto 0);
WB_ALUResult:out_STD_LOGIC_VECTOR(63 downto 0);
15
16
18
           WR: out STD_LOGIC_VECTOR(4 downto 0)
19
         end MEM_WB;
           architecture behavl of MEM_WB is
22
        □ begin
                 process(clk,rst)
                      begin
                                    if rst='1' then
25
26
          WB_WB_RegWrite_in(-*'0';
WB_WB_MemtoReg <='0';
WB_RD <=x**00000000000000000;
WB_ALUResult <=x**000000;
WR <=***00000;
27
28
29
30
31
                            elsif rising_edge(clk) then
32
33
           WB_WB_RegWrite_in<=MEM_WB_RegWrite_in;
          WB_WB_MemtoReg <-MEM_WB_MemtoReg;
WB_RD <-MEM_RD;
WB_ALUResult <-MEM_ALUResult;
37
38
                      end if;
                                    <=MEM_Instruction4_0;
                      end process;
         end behavl;
```

Test Result

We can use the same testbench used in the Lab3. The simulation we

do is:

```
ADD X11, X9, X10
                       100010110000101000000001001011
STUR X11, XZR,0
                       11111000000000000000001111101011
SUB X12, X9, X10
                       11001011000010100000000100101100
STUR X11, [XZR,0]
                       11111000000000000000001111101011
                       11111000000000001000000110001100
STUR X12, [X12,8]
STUR X12, [X12,8]
                       111110000000000001000000110001100
ORR X21, X19, X20
                       10101010000101000000001001110101
NOP
NOP
STUR X21, [XZR,0]
                       11111000000000000000001111110101
NOP
NOP
NOP
NOP
LSR X21, X19, X20
                       11010011010101000000001001110101
```

And the initialized values in DMEM and registers are:

Registers

DMEM

\$X9	=	0x0000000000000010	DMEM(0x0) = 1
\$X10	=	0x000000000000008	DMEM(0x8) = 2
\$X11	=	0x0000000000000002	DMEM(0x16) = 3
\$X12	=	A000000000000000A	DMEM(0x24) = 4
\$X19	=	0x00000000CEA4126C	
\$X20	=	0x00000001009AC83	DMEM values
\$X21	=	0x000000000000000	are in Hex.
\$X22	=	0x000000000000000	

Test Result(I set each cycle equals to 100 ns.):




Figure 1(0-200ns)

In the cycle 1, during t=0 ns to t=75 ns, rst=1 and clk=1. So the values of CPU do not change. And at t=75s I set r clk = 0, and keep its value to the end of the

cycle 1. At t = 50 ns I set rst = 0 and keep its value to the end of the cycle 1. And PC gets the first address of instruction from IMEM which is

100010110000101000000010010111 = 8B0A 012B (ADD, X11, X9, X10)

In the cycle 2, PC gets the second address of instruction from IMEM which is 1111100000000000000001111101011 = F800 03EB (STUR X11, XZR,0)




Figure 2(200-400ns)

In the figure 2, during t=200 ns to 400ns, we can see that nothing changed except PC and Instruction.

Cycle 1	2	3	4	5	6	7	8	9	/o	II	12	B	
ADD X11, X9, X10	2		4										
STUR X11, XZR,0	1	2	3	4	5								
SUB X12, X9, X10		1	2	3	4	5							
STUR X11, [XZR,0]			- 1	2	3	4	5						
STUR X12, [X12,8]				- 1	2	3	4	5					
STUR X12, [X12,8]					T	2	3	4	5				
ORR X21, X19, X20						1	2		4	5			
NOP													
NOP							П						
STUR X21, [XZR,0]		Т					П		П	2	3	4	5
NOP		\vdash					Н		Ė			-	
NOP							Н						
NOP							Н						
NOP							Н	+					
LSR X21, X19, X20							Н						

Figure 3(Timing diagram)

Figure 3 is the timing diagram for this simulation, With this figure we can more easily interpret the test results.




Figure 4(400-600ns)

In the cycle 5(400 ns -500 ns), we note that at t =450 ns, the value of temp registers changed from

Because we have finished the instruction ADD, X11, X9, X10, the value of X11 is changed to the result X9+X10.

In the cycle 6 we can see that at t=500 ns, the value of DMEM changed from

Because we store value of X11 to address 0 of the DMEM. However we do not store the result of (ADD, X11, X9, X10), but the initialized value of X11, because according to figure 3,we get data of X11 in cycle2, but at that time the first instruction had not finished, the result of it was not written back to register. So, we get data hazard at this point.




Figure 5(600-800ns)

In the cycle 7(600 ns-700 ns), we note that at t = 650 ns, the value of temp registers changed from

Because we have finished the instruction SUB, X12, X9, X10, the value of X11 is changed to the result X9-X10.

In the cycle 8(700 ns - 800 ns) we can see that at t=700 ns, the value of DMEM changed from

Because we store value of X11 to address 0 of the DMEM. According to figure 3,we get data of X11 in cycle5, and in the cycle 5 the X11 had been already written, So we store a different data (result of first instruction) in DMEM. At this point, we do not have data hazard.




Figure 6(800-1000ns)

In the cycle 9(800 ns -900ns) we can see that at t=800 ns, the value of DMEM changed from

Because we store value of X12 from dmemBytes(16) to dmemBytes(23) of the DMEM. However we do not store the result of (SUB, X12, X9, X10), but the initialized value of X12, because according to figure 3,we get data of X12 in cycle6, but at that time the third instruction had not finished, the result of it was not written back to register. So, we get data hazard at this point.

In the cycle 10(900 ns -1000ns) we can see that at t=900 ns, the value of DMEM changed from

Because we store value of X12 from dmemBytes(16) to dmemBytes(23) of the DMEM. According to figure 3, we get data of X12 in cycle7, and in the cycle 7 the X12 had been already written, So we store a different data (result of first instruction) in DMEM. At this point, we do not have data hazard.





Figure 7(1000-1200ns)

In the cycle 11(1000-1100 ns), we can see that at t=1050 ns, the value of saved registers changed from

Because at cycle 11 we finished the instruction ORR, X21, X19,20. And we execute the NOP instruction.






Figure 7(1200-1400ns)

In the cycle 14 (1300-1400ns), we can see that at t=1300 ns, the value of DMEM

changed from

Even though at cycle 14, we had not finished all stage of the instruction ORR, X21, X19,20, the value of X21 had been changed, because we did not need to write back from DMEM (the fifth stage). So, we store right data to DMEM.




Figure 8(1000-1400ns)

Figure 8 shows value of the PC and instruction. We can see that in the cycle11 to cycle 14, we execute the NOP instruction.