Lab Report #5

Name: Ruochen Duan Student ID: 1405106

(1) Introduction

Lab5 asks us to add the data hazards forwarding and stalling by add the component of hazard detection unit, forwarding unit and some multiplier to control the IF/ID stage, program stall the instruction of LDUR and STUR to have the pipeline instruction by below figure.




Figure 1: Pipelined control overview showing the forwarding and hazard detection logic. Note that this diagram leaves out some of the details of the full datapath. [Figure 4.7.4 from the textbook]

(2) Implementation

First, we need to create the forwarding unite and hazard detection unite. At the same time, we need to add new signal (IF/ID write_enable) to the register IF/ID. The code below is its implementation and signals(IF/ID_Rn and IF/ID_Rm) to register ID/EX to implement forwarding function.

Detection Unite:

```
🚃 E:/Modelism/ee126/lab5/Hazard_detection.vhd (/pipelinecpu1_tb/uut/Hazard_detection) - Default 🚃
                                                                                                                                                          + 3 >
 Ln#
                                                                                                                                                     ★ I Now 乡
          library ieee
          use ieee.std_logic_l164.all;
          use ieee.std_logic_unsigned.all;
       entity HazardDetection is
                 ID_EX_MemRead: in STD_LOGIC;
ID_EX_Rd:in STD_LOGIC_VECTOR(4 downto 0);
IF_ID_Rn:in STD_LOGIC_VECTOR(4 downto 0);
                 IF ID Rm:in STD LOGIC VECTOR(4 downto 0);
  10
                 ID_MUX:out STD_LOGIC;
                 PC_Write:out STD_LOGIC;
  13
                 IF_ID_Write:out STD_LOGIC
  14
  15
          end HazardDetection;
  17
          architecture behavl of HazardDetection is
       ₽ begin
  18
  19
              process (ID EX MemRead, ID EX Rd, IF ID Rn, IF ID Rm)
  21
                        if(ID_EX_MemRead='1' and ((ID_EX_Rd=IF_ID_Rn) or (ID_EX_Rd=IF_ID_Rm))) then
                           ID_MUX <= '1';
PC_Write<= '0';</pre>
                           IF_ID_Write<= '0';</pre>
 25
                         else
26
                          ID_MUX <= '0';
                         PC_Write<= '1';
                         IF_ID_Write<= '1';</pre>
29
                       end if:
30
           end process;
31
      end behavl;
```

Forwarding Unite:

```
E:/Modelism/ee126/lab5/Forwarding_unit.vhd (/pipelinecpu1_tb/uut/Forwarding_1) - Default
                                                                                                                                                  Ye ■ Now *
  Ln#
           use ieee.std_logic_1164.all;
           use ieee.std_logic_unsigned.all;
        E entity Forwarding is port
                EX_MEM_Rd:in std_logic_vector(4 downto 0);
                ID_EX_Rn:in std_logic_vector(4 downto 0);
ID_EX_Rm:in std_logic_vector(4 downto 0);
                EX_MEM_WB_RegWrite: in STD_LOGIC;
                MEM_WB_WB_RegWrite: in STD_LOGIC;
                MEM WB Rd: in std logic vector (4 downto 0):
   12
                ForwardA:out std_logic_vector(1 downto 0);
ForwardB:out std_logic_vector(1 downto 0)
   13
  14
  15
   16
          end Forwarding;
  20
                process (EX MEM Rd, ID EX Rn, ID EX Rm, MEM WB WB RegWrite, EX MEM WB RegWrite, MEM WB Rd)
  21
          begin
  22
23
24
                if(((MEM_WB_WB_RegWrite='1') and (MEM_WB_Rd /= "11111") and (MEM_WB_Rd=ID_EX_Rn))
and not ((EX_MEM_WB_RegWrite='1') and (EX_MEM_Rd/="11111") and (EX_MEM_Rd = ID_EX_Rn))) then
  25
  26
                    elsif((EX_MEM_WB_RegWrite='1') and (EX_MEM_Rd/="11111") and (EX_MEM_Rd = ID_EX_Rn)
  27
28
29
                          and not(((MEM_WB_WB_RegWrite='1') and (MEM_WB_Rd /= "11111") and(MEM_WB_Rd=ID_EX_Rn))))
                          then
                               ForwardA<="10";
  30
                   else
  31
                               ForwardA<="00";
  32
                   end if:
  34
              if(((MEM WB WB RegWrite='1') and (MEM WB Rd /= "11111") and (MEM WB Rd=ID EX Rm))
  35
                        and not ((EX_MEM_WB_RegWrite='l') and (EX_MEM_Rd/="11111") and (EX_MEM_Rd = ID_EX_Rm))) then
  36
  37
38
                                  ForwardB<="01":
                   elsif((EX_MEM_WB_RegWrite='1') and (EX_MEM_Rd/="11111") and (EX_MEM_Rd = ID_EX_Rm)
                          and not(((MEM_WB_WB_RegWrite='1') and (MEM_WB_Rd /= "11111") and(MEM_WB_Rd=ID_EX_Rm))))
  40
  41
                               ForwardB<="10";
  42
                   else
                               ForwardB<="00";
  43
```

Then I connect each devices shown in the first figure to run the simulation.

Test Result The simulation we do is:

```
LDUR X9, [XZR, 0]
                             11111000010000000000001111101001
ADD X9, X9, X9
                             10001011000010010000000100101001
ADD X10, X9, X9
                             10001011000010010000000100101010
SUB X11, X10, X9
                             11001011000010010000000101001011
STUR X11, [XZR, 8]
                             11111000000000001000001111101011
STUR X11, [XZR, 16]
                              11111000000000100000001111101011
NOP
                              filled with zero - see imem
                             filled with zero - see imem
NOP
NOP
                             filled with zero - see imem
                             filled with zero - see imem
NOP
```

Register Values

```
$x9 = 1   $x19 = 0

$x10 = 0   $x20 = 0

$x11 = 0   $x21 = 0

$x12 = 0   $x22 = 0
```

DEME Contents

```
DMEM(0x0) = 0x00000000

00 00 00 01

DMEM(0x8) = 0x00000000

00 00 00 00

DMEM(0x10) = 0x00000000

00 00 00 00

DMEM(0x18) = 0x00000000

00 00 00 00

DMEM(0x2E) = 0x00000000

00 00 00 01
```

Figure 1 shows the Timing diagram of the test.

| Cycle | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---------------------|----|----|----|-----|----|-----|-----|-----|-----|-----|----|
| LDUR X9,[XZR,0] | IF | ID | EX | MEM | WB | | | | | | |
| ADD X9,X9,X9 | | IF | ID | ID* | EX | MEM | WB | | | | |
| ADD X10,X9,X9 | | | IF | IF* | ID | EX | MEM | WB | | | |
| SUB X11,X10,X9 | | | | | IF | ID | EX | MEM | WB | | |
| STUR X11, [XZR, 8] | | | | | | IF | ID | EX | MEM | WB | |
| STUR X11, [XZR, 16] | | | | | | | IF | ID | EX | MEM | WB |
| | | | | | | | | | | | |

Figure 1 Timing diagram

Test Result (I set each cycle equals to 100 ns.)

According to the Timing diagram, I will show and explain key events in the simulation (Complete figures of simulated waveforms will be attached separately in other files)

1) The stall in the cycle 3 and cycle 4.




Figure 2: stall in the cycle 3 and cycle 4(200ns-400ns)

We can see the signal DEBUG_PC keep same, which is 8B09012A, in the cycle3 and cycle 4 means in these two cycle the CPU executes the same instruction. Because there is a data dependency(X9) between the first instruction and the second instruction. So the CPU has to wait until data in [XZR,0] is read from the DMEM. The DEBUG_PC_WRITE_ENABLE signal is '0' in 200ns to 300ns.

The result of first instruction:

We can see that X9 is loaded data of DEME in address [XZR,0]. We cannot see signal change here, because the original value of X9 is same as the data of DEME in address [XZR,0].

2) Forwarding value X9 from WB stage of the first instruction to the EX-stage of the second instruction

Forwarding signal:




Figure 5: Forwarding X9 to third instruction (400ns to 500ns) At 400ns(cycle 5), We can see that the signal DEBUG_FORWARDA and signal DEBUG_FORWARD are "1" which means forward data from WB-stage MUX64.

3)Forwarding value X9 from EX stage of the second instruction to the EX-stage of the third instruction

Forwarding signal:




Figure 6: Forwarding X9 to third instruction (500ns to 600ns)

At 500ns(cycle6), We can see that the signal DEBUG_FORWARDA and signal DEBUG FORWARD are "2" which means forward data from EX/MEM ALU result.

The result of second instruction:




Figure 7: 600ns to 700ns

We can see that the value X9 becomes the sum of X9 and X9.

4) Forwarding value X10 from EX/MEM_ALU_result of third instruction to the EX-stage of the third instruction. And Forwarding value X9 from WB-stage MUX64 of second instruction to the EX-stage of the fourth instruction.



Figure8: 500ns to 700ns

We can see from figure 8 that at 600ns(cycle 7), signal DEBUG_FORWARDA is 2 means forward X9 from WB-stage MUX64 of second instruction to the EX-stage of the fourth instruction. And signal DEBUG_FORWARDB is changed to 1 means Forwarding value X10 from EX/MEM_ALU_result of third instruction to the EX-stage of the third instruction.

5) The result of fourth instruction:




Figure8: 700nsns to 800ns

We can see from figure that at t =750ns, the signal DEBUG_TMP_REGS is changed from

Means the X11 is changed to the result of SUB, X11,X10,X9.

6) The result of fifth and sixth instruction:

The fifth and sixth instruction is STUR instructions. So, they should be finished in after finishing their MEM stage. So, the signal DEBUG_MEM_CONTENTS should be changed at t =800ns and t =900ns. But, in fact, DEBUG_MEM_CONTENTS does not change. Because in the lab5 we cannot forward data from EX-stage or MEM-stage to ID-stage. So, the result of fifth and sixth instruction will load original value of X11 to the DMEM, which is 0, instead of the result of SUB, X11,X10,X9. Because we have already gotten the value of X11 at cycle 7and 8 (at that time the result of SUB, X11,X10,X9 had not written back to register). And our hazard detection unite cannot detects this hazard. Because signal ID EX MemRead =0.

These are key events in the lab5. And we still have some problem needed to be solved.