Lab Report #3

Name: Ruochen Duan Student ID: 1405106

(1) Introduction

In this lab, I implement a SingalCycleCPU by using the components designed in previous lab and test it.

First, we need to connect each data path. I use the figure given by the file"assignment3.pdf" to implement a SingalCycleCPU. Figure 1 is the SingalCycle ARM for lab3.




Figure 1: Single cycle ARM (LEGv8) processor for Lab3. This is Figure 4-23 in the textbook.

In order to wire different component, we need to create different signals. Below are signal I create.

(2) Introduction

However, in the lab3 we cannot simply wire each component. Because before lab3, we create components under simple condition which cannot be directly used for lab3. We need to add some new functionality for some components.

First of all, we need to change the ALU control and CPU control to generate new operation code for the instructions which are not used in the previous lab. For example, I-type, D-type and CBZ instructions.

This is my CPU control for lab3:

```
E:/Modelism/ee126/lab3/cpucontrol.vhd - Default
                                                                                                                 + 🗗 X
 Ln#
         LIBRARY IEEE;
        USE IEEE.STD_LOGIC_1164.ALL;
        use IEEE.STD_LOGIC_UNSIGNED.ALL;
      F entity CPUControl is
      🗦 -- Functionality should match the truth table shown in Figure 4.22 of the textbook, inlcuding the
        -- output 'X' values.
        -- The truth table in Figure 4.22 omits the unconditional branch instruction:
        -- UBranch = '1'
        -- MemWrite = RegWrite = '0'
  10
             all other outputs = 'X'
  11  port(Opcode : in STD_LOGIC_VECTOR(10 downto 0);
            Reg2Loc : out STD_LOGIC;
             CBranch : out STD_LOGIC; --conditional
  14
             MemRead : out STD LOGIC;
            MemtoReg : out STD LOGIC;
  15
           MemWrite : out STD_LOGIC;
ALUSrc : out STD_LOGIC;
  16
  17
             RegWrite : out STD_LOGIC;
  18
  19
             UBranch : out STD_LOGIC; -- This is unconditional
  20
             ALUOp : out STD_LOGIC_VECTOR(1 downto 0)
       end CPUControl;
  23
  24
        ARCHITECTURE Behavl OF CPUControl IS
      □ BEGIN
  25
                 PROCESS (opcode)
  26
                BEGIN
                        regWrite <= '0';
```

```
+ # ×
 Ln#
  29
       if (Opcode (10 downto 5)="000101") then
                                                                                                                     ۸
             Reg2Loc <='X';
  30
             CBranch <='X';
  31
             MemRead <='X';</pre>
  32
             MemtoReg <='X';</pre>
  33
             MemWrite <= '0';</pre>
  34
             ALUSrc <='X';
  35
  36
              RegWrite <='0';
  37
             UBranch <='1';
  38
             ALUOp <="XX";
  39
               ELSif(Opcode(10 downto 0)="11111000010")then
  40
             Reg2Loc <='X';
  41
             CBranch <= '0';
  42
             MemRead <='1';</pre>
  43
             MemtoReg <='1';</pre>
  44
  45
             MemWrite <= '0';
  46
             ALUSrc <='1';
  47
             RegWrite <='1';
             UBranch <= '0';
ALUOp <= "00";
  48
  49
  50
              ELSif(Opcode(10 downto 0)="111111000000")then
  51
             Reg2Loc <='1';
  52
             CBranch <= '0';
  53
             MemRead <= '0';</pre>
  54
             MemtoReg <='X';</pre>
  55
             MemWrite <='1';
  56
             ALUSrc <='1';
  57
             RegWrite <='0';
             UBranch <= '0';
  58
                     <="00";
  59
              aCUUA
 E:/Modelism/ee126/lab3/cpucontrol.vhd - Default ==
                                                                                                              = + = ×
 Ln#

    □ ELSif (Opcode (10 downto 3)="10110100") then

 60
                                                                                                                    \wedge
            Reg2Loc <='1';
 61
             CBranch <='1';
 62
 63
             MemRead <='0';</pre>
 64
             MemtoReg <='X';</pre>
 65
             MemWrite <= '0';
             ALUSrc <='0';
 66
             RegWrite <='0';
 67
             UBranch <= '0';
 68
                    <="01";
             ALU0p
 69
 70 ELSif(Opcode(10 downto 3)="10110101")then
 71
           Reg2Loc <='1';
             CBranch <='1';
 73
            MemRead <='0';</pre>
            MemtoReg <='X';</pre>
 74
            MemWrite <= '0';
 75
             ALUSrc <='0';
 76
             RegWrite <='0';
 77
             UBranch <= '0';
 78
                     <="01";
 79
             ALU0p
 80 DELSif(Opcode(10)='1' AND Opcode(7 downto 4)="0101" and Opcode(2 downto 0) ="000")then
             Reg2Loc <='0';
             CBranch <= '0';
 82
             MemRead <='0';</pre>
 83
             MemtoReg <= '0';</pre>
 84
             MemWrite <= '0';
 85
             ALUSrc <='0';
 86
             RegWrite <='1';
 87
 88
             UBranch <= '0';
             ALUOp <="10";
```

```
Ln#
 90
      中 ELSif(Opcode(10)='1' AND Opcode(7 downto 5)="100" and Opcode(2 downto 1) ="00")then
 91
              Reg2Loc <='0';
             CBranch <= '0';
 92
             MemRead <='0';</pre>
 93
             MemtoReg <= '0';</pre>
 94
 95
             MemWrite <= '0';</pre>
             ALUSrc <='1';
 97
             RegWrite <='1';
             UBranch <= '0';
ALUOp <= "10";
 98
99
      ELSif (Opcode (10 downto 2) ="110100110") then
100
             Reg2Loc <='0';
102
             CBranch <= '0';
103
             MemRead <='0';</pre>
             MemtoReg <= '0';</pre>
104
             MemWrite <= '0';</pre>
105
             ALUSrc <='1';
106
107
              RegWrite <='1';
             UBranch <= '0';
108
             ALUOp <="10";
109
     else
110
         Reg2Loc <='0';</pre>
111
112
             CBranch <='0';
             MemRead <='0';</pre>
113
             MemtoReg <= '0';</pre>
114
             MemWrite <= '0';</pre>
115
             ALUSrc <= '0';
116
117
              RegWrite <='0';
118
             UBranch <= '0';
             ALUOp <="11";
119
        end if;
```


This is my ALU control for lab3:

```
E:/Modelism/ee126/lab3/alucontrol.vhd - Default
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        = + 1 ×
          Ln#
                                                                                  Opcode : in STD_LOGIC_VECTOR(10 downto 0);
Operation : out STD_LOGIC_VECTOR(3 downto 0)
             11
12
13
                                                    end ALUControl;
                                                     architecture behavl of ALUControl is
                                        □ begin
□ col : process(ALUOp,Opcode)
                                 if Opcode="10010001000" then operation <= "0010";
             | operation <= "0010";
| operation <= "0110";
| operation <= "0110";
| operation <= "0110";
| operation <= "0110";
| operation <= "0100";
| operation <= "0000";
              30 | operation <= "0001";
31 | elsif Opcode = "11111000000" then
                                 operation <= "0010";
elsif Opcode = "11111000010" then
operation <= "0010";
                               elsif Opcode = "11001011000" then operation <= "0110";
                                        else
                                           operation <= "llll";
end if;
end process;
end behavl;</pre>
```

Second, we need change the signextend to get the constant for all types of instructions. We know that the constant in each type is in the different position. So we need to figure out which type of the instruction is and then extend the sign of the constant in the instruction.

CORE INSTRUCTION FORMATS									
R	opcode		Rm	Rm shamt		Rn		Rd	
	31	21	20 16	15	10	9	5	4	0
I	opcode		ALU_immediate			Rn		Rd	
	31	22 21			10	9	5	4	0
D	opcode		DT_ac	ldress	op	Rn		Rt	
	31	21	20	12	11 10	9	5	4	0
В	opcode		BR_address						
	31 26	5 25							0
CB	Opcode		COND_BR_address					Rt	
	31 24	1 23					5	4	0
IW	opcode		MOV immediate					Rd	

So the signextend in the lab3 is:



54

Test Result

For the test part, we need to write the testbench, for this lab we use one test bench to finish all three test, but we use three different IMEM which have different group of instructions. Blew is my test bench for the lab3:

```
Library IEEE;

1 library IEEE;

2 use IEEE.SID_LOGIC_l164.ALL;

3 use IEEE.NUMERIC_SID_ALL;

4 entity Singlecyclecpu_tb is

6 end Singlecyclecpu_tb;

7 component Singlecyclecpu_tb of Singlecyclecpu_tb is

9 component Singlecyclecpu

11 port(clk :in SID_LOGIC;

12 rst :in SID_LOGIC;

13 DEBUG_FC : out SID_LOGIC; VECTOR(63 downto 0);

14 DEBUG_INSTRUCTION : out SID_LOGIC_VECTOR(31 downto 0);

15 DEBUG_STAP_REGS : out SID_LOGIC_VECTOR(64*4 - 1 downto 0);

16 DEBUG_SAVED_REGS : out SID_LOGIC_VECTOR(64*4 - 1 downto 0);

17 DEBUG_MEM_CONTENTS : out SID_LOGIC_VECTOR(64*4 - 1 downto 0);

18 end component;

20 signal rst : std_logic;

21 signal less SID_LOGIC_VECTOR(64*4 - 1 downto 0);

22 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

23 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

24 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

25 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

25 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

26 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

25 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

26 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

27 signal DEBUG_FC : SID_LOGIC_VECTOR(31 downto 0);

28 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

29 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

20 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

20 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

29 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

20 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

20 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

21 signal DEBUG_MEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);

20 signal DEBUG_NEM_CONTENTS : std_logic_vector(64*4 - 1 downto 0);
```

A. Computation Test

Test code:

Initial value of X9,X10,X11:

```
Registers(9) <= x"0000_0000_0000_0000"; --X9
Registers(10) <= x"0000_0000_0000_0001"; --X10
Registers(11) <= x"0000_0000_0000_0002"; --X11
Registers(12) <= x"0000_0000_0000_0004"; --X12
```

Test result:

The figure below just shows the result of six signals:

Clk,rst,

DEBUG MEM CONTENTS,

DEBUG TMP REGS,

DEBUG PC,

DEBUG_INSTRUCTION

The complete waveform will be stored separately in the file.




Figure 1 computation test (0-100ns)

During this time, the instruction in IMEM = 910056A is excuted, we can see that

DEBUG_TMP_REGS is changed from

So X10 is changed to 3(X11+1).




Figure 2 computation test (100-200ns)

During this time, the instruction in IMEM = 9100096A is excuted, we can see that DEBUG TMP REGS is changed from

So X10 is changed to 4(X11+2).




Figure 3 computation test (200-300ns)

During this time, the instruction in IMEM = 91000529 is executed, we can see that

DEBUG_TMP_REGS is changed from

To

So X9 is changed to 1(X9+1).




Figure 4 computation test (300-400ns)

During this time, the instruction in IMEM = D1000529 is executed, we can see that

DEBUG_TMP_REGS is changed from

To

So X9 is changed to 0(X9-1).




Figure 5 computation test (400-500ns)

During this time, the instruction in IMEM = 8B0B012A is executed, we can see that

DEBUG TMP REGS is changed from

To

So X10 is changed to 2(X9+x11).

And during the whole the PC is increasing each cycle, from

```
sim:/singlecyclecpu_tb/DEBUG_PC @ 8 ns 64'h0000000000000000000000000000000000
```

Because there is no fifth instruction in the IMEM, so DEBUG_INSTRUCTION become xxxxxxxx after 450 ns and the result of the test is correct.

B. Communication Test

Test code:

```
STUR X10, [X11, 0]
LDUR X10, [X9, 0]
---- Assembly Trasnlation ---

16'h0000: out = 32'b111110000000000000000101101010; // STUR X10, [X11, 0]

16'h0001: out = 32'b111110000100000000000010101010; // LDUR X10, [X9, 0]
```

Test result:

The figure below just shows the result of six signals:

Clk,rst,

DEBUG_MEM_CONTENTS,

DEBUG_TMP_REGS,

DEBUG PC,

DEBUG INSTRUCTION

The complete waveform will be stored separately in the file.




Figure 6 communication test (0-250ns)

Because there is no instruction in the IMEM from imemBytes(0) to imemBytes(7):

So, the DEBUG_INSTRUCTION is xxxxxxxx before 150 ns
During time t =150ns to 200 ns, the instruction in IMEM = F800 016A is executed,
we can see that

DEBUG_MEM_CONTENTS is changed from

```
-- Conntect the signals that will be used for testing

DEBUG_MEM_CONTENTS <=

dmemBytes(31) & dmemBytes(30) & dmemBytes(29) & dmemBytes(28) & --DMEM(28)

dmemBytes(27) & dmemBytes(26) & dmemBytes(25) & dmemBytes(24) & --DMEM(24)

dmemBytes(23) & dmemBytes(22) & dmemBytes(21) & dmemBytes(20) & --DMEM(20)

dmemBytes(19) & dmemBytes(18) & dmemBytes(17) & dmemBytes(16) & --DMEM(16)

dmemBytes(15) & dmemBytes(14) & dmemBytes(13) & dmemBytes(12)& --DMEM(12)

dmemBytes(11) & dmemBytes(10) & dmemBytes(9) & dmemBytes(8) & --DMEM(8)

dmemBytes(7) & dmemBytes(6) & dmemBytes(5) & dmemBytes(4) & --DMEM(4)

dmemBytes(3) & dmemBytes(2) & dmemBytes(1) & dmemBytes(0); --DMEM(0)
```

So we can know dmemBytes(2) is changed to 1.




Figure7 communication test(250ns-600ns)

During this time, the instruction in IMEM = F840 012Ais executed, we can see that

DEBUG TMP REGS is changed from

So X10 is loaded date from dmemBytes(0).

C. Final Test

Test code:

```
ADDI X9, X9, 1
ADD X10,X9,X11
STUR X10, [X11,0]
LDUR X12, [X11, 0]
CBZ X9, 2
B 3
ADD X9, X10, X11
ADDI X9, X9, 1
ADD X21, X10, X9
```





Figure 8 final test (0-500ns)

For the 0-500ns, the figure 8 shows the result of final test, Since four of these instructions have already been discussed above, they are not discussed.

```
To

sim:/singlecyclecpu_tb/DEBUG_PC @ 507 ns 264'h0000000000000014
```

Means not branch by the instruction "CBZ X9,2" because X9 is not equal to 0.



Figre9 final test(500-1000ns)

During this time t=450ns to 550ns, the instruction in IMEM = 1400 0003is executed, we can see that


DEBUG_PC is changed from

Hex 20 = 32

Hex 14 = 20

So the address is increase 12 not 4. So the instruction "B 3".

And we can see next instruction we execute is 9100 0529 which is



So we skipped two instructions. The result is correct.

4 Question
If we change X9=-1, then we execute code:

```
STUR X10, [X11, 0]
              LDUR X10, [X9, 0]
      kegisters(8) <= x"00000_00000_00000"; --x8
     Registers(9) <= x"ffff ffff ffff ffff"; --X9
                                                                                                                                                                                                                                                                                                                                    get
We
                   lime: 250 ns | iteration: 5 | Frocess: /singlecyclecpu tb/uut/pEME 1/line | 2/ File: E:/Modell
   # Fatal error in Process line__27 at E:/Modelism/eel26/lab3/dmem_le.vhd line 93
  # HDL call sequence:
  # Stopped at E:/Modelism/eel26/lab3/dmem_le.vhd 93 Process line _27
  VSIM 22>
                                                                                                                                                              Project : lab3 Now: 250 ns Delta: 5 /singlecyclecpu_tb/rst
The test is failed. In the DMEM file we have:
     18
19
20
21
                                 -- Four 64-bit words: DMEM(0) & DMEM(4) & DMEM(8) & DMEM(12)
DEBUG_MEM_CONTENTS : out STD_LOGIC_VECTOR(64*4 - 1 downto 0)
                    -);
end DMEM;
                 Farchitecture behavioral of DMEM is
                  type ByteArray is array (0 to NUM_BYTES-1) of STD_LOGIC_VECTOR(7 downto 0); signal dmemBytes:ByteArray;
                            process(Clock, MemRead, MemWrite, WriteData, Address) -- Run when any of these inputs change variable addr:integer; variable first:boolean := true; -- Used for i refference to the control of the contro
                             begin
-- This part of the process initializes the memory and is only here for simulation purposes
                                -- It does not correspond with actual hardware!
if(first) then
dmemBytes(0) <= "00010001";
                                          dmemBytes(1) <= "00000000";
dmemBytes(1) <= "00000000";
dmemBytes(2) <= "00000000";
dmemBytes(3) <= "00000000";
dmemBytes(4) <= "00000000";
dmemBytes(6) <= "00000000";</pre>
```

The address = "FFFFFFFFFFFFFFFF", I the address is too big to find.