DMA Controller (8237 Programming Examples)

Dr A Sahu

Dept of Comp Sc & Engg.

IIT Guwahati


<u>Outline</u>

- DMA controller
- DMA Architecture
 - Registers
- Introduction to Programming DMA
 - How to configure
- Enhancing performance by DMA
 - Processor Vs Memory Speed Gap
 - In GPU (Nvidia)
 - In MP ASIPs (Cradle)

<u>DMA</u>

- Direct Memory Access
- DMA Controller
- DMA mode of I/O
- Programmed mode I/O vs DMA mode I/O


Data Transfer DMA mode



Data Transfer: DMA

- Problems with programmed I/O
 - Processor wastes time polling
 - Lets take example of Key board
 - Waiting for a key to be pressed,
 - Waiting for it to be released
 - May not satisfy timing constraints associated with some devices: Disk read or write
- DMA
 - Frees the processor of the data transfer responsibility

DMA Controller



DMA Controller

- DMA is implemented using a DMA controller
- DMA controller
 - Acts as slave to processor
 - Receives instructions from processor
 - Example: Reading from an I/O device
 - Processor gives details to the DMA controller
 - I/O device number
 - Main memory buffer address
 - Number of bytes to transfer
 - Direction of transfer (memory → I/O device, or vice versa)

DMA: HOLD and HOLDA

- HOLD: DMA to CPU
 - DMA Send HOLD High to CPU
 - I (DMA) want BUS Cycles
- HOLDA
 - CPU send HOLDA
 - BUS is granted to DMA to do the transfer
 - DMA is from Slaves to Master mode
- HOLD Low to CPU
 - I (DMA) finished the transfer
- Cycle Stealing if One BUS
- Other wise Separate process independent of processing


Steps in a DMA operation

- Processor initiates the DMA controller
 - Gives device number, memory buffer pointer, ...
 Called *channel initialization*
 - Once initialized, it is ready for data transfer
- When ready, I/O device informs the DMA controller
 - DMA controller starts the data transfer process
 - » Obtains bus by going through bus arbitration
 - » Places memory address and appropriate control signals
 - » Completes transfer and releases the bus
 - » Updates memory address and count value
 - » If more to read, loops back to repeat the process
- Notify the processor when done
 - Typically uses an interrupt


8237 DMA Controller

- Enable/Disable control of Individual DMA Req
- Four Independent DMA Channel
- Independent Auto initialization for all channel
- Memory to Memory transfer
- Memory Block initialization
- Address Increment and Decrement
- Cascade (Directly expandable to any #CHN)
- End of Process input for terminating transfers
- Software DMA requests


8237 DMA Controller



DMA Controller with Internal Registers



DMA interface to I/O Device



8237 DMA channels

- 8237 supports four DMA channels
- Handshake of I/O
 - DREQ3-DREQ0 (DMA Request)
 - DACK3-DACK0 (DMA Acknowledge)
- AEN & ADSTB: Address Enable & Add Strobe
- A3-A0 and A4-A7: Address line
- HRQ and HLDA: Hold Request and Hold Ack
 - Request hold BUS

Registers of 8237A

Command registers

D7	D6	D5	D4	D3	D2	D1	D0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
DACK Sense Active Low/High	DREQ Sense Active Low/High	Late/Exte nded Write Selection	Fixed/ Rotating Priority	Normal/ Compres sed Timing	Enable/Di sable Controlle r	Dis/En CH0 Address Hold	Dis/En Mem- mem Transfer

Mode register

D7	D6	D5	D4	D3	D2	D1	D0
		0/1	0/1				
00=Deman 01=Single I 10=Block N 11=Cascad	Mode ∕Iode	INC/DEC Address	Dis/Ena Auto Initialisati on	00=verify T 01=Write T 10=Read tr 11=Ilega	ransfer	Channel Se 00=CH0, 03 10=CH2, 13	L=CH1

DMA Registers

Request register

D7	D6	D5	D4	D3	D2	D1	D0
	De	XXXXX on't Ca	•		Reset/Set REQ bit	00-11 Channel 00=CH0, 01=CH	Select H1, 10=CH2, 11 CH3

Mask register

Used to disable a specific channel

D7 D6 D5 D4	D3	D2	D1	D0
XXXX	0/1	0/1	0/1	0/1
Don't Care	Clear/Set CH3 Mask Bit	Clear/Set CH2 Mask Bit	Clear/Set CH2 Mask Bit	Clear/Set CH0 Mask Bit

Status register

D7	D6	D5	D4	D3	D2	D1	D0
0/1, CH3	0/1,CH2	0/1, CH1	0/1, CH0	0/1, CH3	0/1, CH2	0/1, CH1	0/1, CH0
	CH# R	equest			CH# Has r	eached TC	

Registers

- Temporary register
 - Used for memory-to-memory transfers
- Current address register
 - One 16-bit register for each channel
 - Holds address for the current DMA transfer
- Current word register
 - Keeps the byte count
 - Generates terminal count (TC) signal when the count goes from zero to FFFFH

Type of Data Transfer using 8237 DMA

- Single transfer
 - Useful for slow devices, word count upto TC
 - Each time increment & Decrement occurs
- Block transfer mode
 - Transfers data until TC is generated or external EOP^b signal is received
- Demand transfer mode
 - Similar to the block transfer mode
 - In addition to TC and EOP, transfer can be terminated by deactivating DREQ signal
- Cascade mode
 - Useful to expand the number channels beyond four

Programming the 8237

- Write a control word in Mode registers
 - Select Channel, Type of Transfer (R,W, Verify)
 - DMA mode (block, single byte, demand mode)
- Write a control word in Command registers
 - Priority among channel
 - Enable the 8237, DREQ & DACK active level
- Write the staring address of the data block to be transferred in the Channel MAR
- Write the count in the Channel Count Reg

Transfer 1K of memory from to Floppy disk at CH3

- Disable DMA controller & begin initialization Instructions
- Initialize CH3
- Starting address of Memory Block (Say 4075H) and subsequent bytes are increasing address order
- Command parameters: Normal timing, Fixed priority, late write, DREQ&DACK both active low
- Set up the demand mode so that DMA can complete the transfer without any interruption

Program to transfer

```
MVI
                        ; (Disable DMA)
        A, 0000100B
OUT
        08H
                                ; Send to Command Reg
        A,00000111V
MVI
                        :00 Demand mode
                         O increAddress, O Disable
                        autoload, 01 write, 11=CH3
OUT
        0BH
                        ; Send to Mode Reg
        A,75H
MVI
                        ; Higher Address to
OUT
        06H
                        ; MAR CH3
MVI
       A,04H
                        ; 7504 Address
OUT
        06H
MVI
       A,FFH
                        ; lower byte of Tc =03FF, 1K Byte
OUT
                        ; CH3 count Register
        07H
                        ; higher byte of 03FF
MVI
       A,03H
                        ; CH3 Count Register
OUT
       07H
                        ; Command for DACK High
MVI
       A, 1000000B
OUT
                        ; Send to command Register
        08H
```


High Level: DMA data transfer Code

```
DMA Struct {
      int NB; // Number of Byte
      int SA; // Source Address
      int DA; // Destination address;
      int CN; // Channel Number
} DMA_Channel_Struct;
typedef DMA Channel Struct DCS;
                                      Some time Mem-Mem
DCS my dataTransfer, *dcs p;
                                      transfer use two
dcs p = & my dataTransfer;
                                      channel
dcs p-NB=1024; dcs p-SA=0x15000;
                                      CH0 (SRC) & CH1
dcs_p->DA =0x10000; dcs_p->CN=0;
                                      (DST)
DataMoveDo(Mydcs_ptr);
DataMovewait (Mydcs ptr)
```

Processor Vs Memory Speed Gap

- Processor speed is very high
- Memory speed is low
- Cache (Unpredictable)
- Scratch Pad (Predictable but user have to do)
- Shared address space
 - Both SP & DRAM have same memory address
 - May be even Disk (if SP/DRAM virtually addressable)

Matrix Multiplication: using DMA



Software Pipelining

Get J+1th Col to Memory to compute

Cij= Compute on Ith Row & Jth Column


Use DMA to get Data to memory from Disk

Matrix Multiplication: using DMA

- Assume Compute for a C_{ij} takes= 2μS
- Transferring a row to/from memory = 8μS using a DMA channel
- You can use 4 DMA channel of 8237A effectively to utilize the transfer

Get J+1th Col to Memory to compute

Cij= Compute on Ith Row & Jth Column




Ch0 for	Ch1 for	Ch2 for	Ch3 for
R _J	R _J	R_{J+1}	R_{J+1}

Cij= Compute on Ith Row & Jth Column
Cij+1= Compute on Ith Row & J+1th Column

DMA transfer for Matrix Multiplication

```
DCS DT0,DT1,DT2,DT3, *dcs p0,*dcs p1,*dcs p2,*dcs p3;
dcs p0 = &DT0; dcs p1 = &DT1; dcs p2 = &DT2; dcs p3 = &DT4;
dcs p0->NB=4096; dcs p->SA=SA0;dcs_p0->DA =DA0; dcs_p->CN=0;
dcs p0->NB=4096; dcs p->SA=SA1;dcs p0->DA =DA1; dcs p->CN=1;
dcs p0->NB=4096; dcs p->SA=SA2;dcs p0->DA =DA2; dcs p->CN=2;
dcs p0->NB=4096; dcs p->SA=SA3;dcs p0->DA =DA3; dcs p->CN=3;
DataMove(dcs p0); DataMove(dcs p1);
DataMove(dcs p2); DataMove(dcs p3);
S=0;
for(k=;k<R;k++){
    S=S+A[i][k]*B[i][k]; // Assume B in transpose format
                         // So B[i][k] instead of B[k][i]
C[i][j]=S;
DataMovewait(dcs p0); DataMovewait(dcs p1);
DataMovewait(dcs p2); DataMovewait(dcs p3);
```

FFT Example using DMA



Software Pipelining

Get N+1 Block to Memory to compute

Compute FFT on Nth Row

Send Back already computed N-1th Row

Use DMA to get Data to memory from Disk and Send Data to disk from memory


DMA data transfer in FFT

- Assume FFT compute for a Row takes= 2μS
- Transferring a row to/from memory = 4μ S using DMA channel
- You can use 4 DMA channel of 8237A effectively to utilize the transfer
- 2 DMA channel for Receiving Data to memory and 2 DMA channel for Sending data to Disk

Get N+1 Block to Memory to compute
Compute FFT on Nth Row
Send Back already computed N-1th Row

DMA Channel 0	DMA Channel 1			
Compute FFT on Nth Row				
DMA Channel 2	DMA Channel 3			

Realistic Advances Cases: Multiprocessor



Example: Cradle CT3400, NVidia Graphics Card

<u>Reference</u>

- R S Gaonkar, "Microprocessor Architecture", Chapter 15
- R S Gaonkar, "Microprocessor Architecture", Appendix D
- Software Pipelineing:
 - pages.cs.wisc.edu/~fischer/cs701.f08/softpipe.pdf
- NVidia GPU
- Cradle Multi DSP Chip
- FFT & Matrix multiplication

Thanks