

HW 1 Solution

Note to Students:

If you have a different solution to a particular problem or if you have other things that you would like the TAs to be aware of during grading, please contact the corresponding TAs below:

Abhishek will grade P1, Jian Tang will grade P2, and Jia Guo will grade P3.

Problem 1

1.1) Clock cycle time is determined by the critical path, which for the given latencies happens to be to get the data value for the load instruction:

For example,

lw \$t0, -4(\$sp)

I-type format, MIPS Instruction formats

31-26	25-21	20-16	15-0
opcode	rs: register src	rt: register dest	offset
lw	\$sp	\$t0	-4

When students give the answer, they should give their assumption. If no assumption listed, the answer b) is preferred. Other answers may also be right if their assumption is reasonable.

The following answer ignores the latency of “ALU control”

I-Mem (read instruction), Regs (takes longer than Control), ALU, Data Memory. The latency of this path is:

- a) No writeback latency. This is based on the assumption that the Write-back Latency is hidden when a new instruction is fetched (fetch and write-back work in parallel)

Without improvement $400 + 200 + 160 + 500 = 1260$ ps (5 pts)

With improvement $400 + 200 + 160 + 120 + 500 = 1380$ ps (5 pts)

The answer b) is preferred.

- b) Add Write-back Latency (at the same time need to add the MUX latency that is before the register),

Without improvement $400 + 200 + 160 + 500 + 20 + 200 = 1480$ ps (5 pts)


With improvement $400 + 200 + 160 + 120 + 500 + 20 + 200 = 1600$ ps (5 pts)

Without improvement:

Operation	Location	Delay	Output
reading the instruction memory	I-Mem	400ps	Instruction[31-0]
reading the base register \$sp	Regs	200ps	Read data 1
computing memory address \$sp-4	ALU	160ps	ALU result
reading the data memory	D-Mem	500ps	Read data
choosing the read data -4(\$sp)	Mux	20ps	Mux output, when selecting channel 1
storing data back to \$t0	Regs	200ps	Register t0

New PC (2 pts)	Path (3 pts)
-----------------------	---------------------

pc+4	PC to Add (PC+4) to branch Mux to PC
------	--------------------------------------



3.4)

WrReg Mux (2 pts)	ALU Mux (1 pts)	Mem/ALU Mux (1 pts)	Branch Mux (1 pts)
Instruction[15-11]: 3 ₁₀ or 00011 ₂	99 ₁₀	141 OR 99 = 239 ₁₀	PC+4

3.5)

ALU (2 pts)	Add (PC+4) (1 pts)	Add (Branch)(2 pts)
141 and 99	PC and 4	PC+4 and 000000000000000001100000100101 00 ₂

4.6)

Read Register 1 (2 pts)	Read Register 2 (2 pts)	Write Register (2 pts)	Write Data (2 pts)	RegWrite (2 pts)
11	8	3	243	1