Name:	CWID:	Date:

CALIFORNIA STATE UNIVERSITY, FULLERTON

Computer Engineering

EGCP 180 – Digital Logic and Computer Structures (Fall 2018)

Final Exam (Total Points = 100)

(Time allowed: 2:30 — 4:20 PM)

Academic Dishonesty Policy

In line with University policies, the Computer Engineering program supports a strict and well-defined policy against academic dishonesty. Thus, to assure a fair and equitable testing environment for all students, there will be zero tolerance during exam for any of the following:

- Cheating of any type (looking at or copying another student's answers) or helping another student with answers.
- Use of notes, phones, or other aids (other than that allowed by instructor)
- Talking or texting during exams
- Leaving the classroom during the exam (without permission)

Consequences for violating these policies will be a "zero" on the exam at a minimum, with the possibility of an F in the course.


Only one page of handwritten notes (two side), pens/pencils, erasers, and a calculator (shouldn't be necessary) are allowed with the exam.

Normally, full credit is given only if work is shown when appropriate.

Perfect VHDL syntax is not required, but your code should still be correctly written. Just small syntax errors, like a missing semicolon, will not be penalized.

_____ CWID: _____ Date:

1. (20 Points) Do the following



signed number shown below. (Show the steps)

Number	1's Complement	2's Complement	Sign
11100110	00011001	00011010	_

c) Convert to base 6: 3BA.24₁₄ (do all the arithmetic in decimal).

Base 14+0 10
$$\Rightarrow$$
 3×14+11×14+10×1+2×14+4×14

= 752.1632653

6×0.1632653=0.974592
6×0.979592=5.877551
6×0.877551=5.265305
6×0.265305=1.591829

120


(3252.0551)
6

(3252.0551)

2. (10 Points) Max and Min term

From a 4-bit Instruction Register we have the following Truth Table (instruction decoding). a) Express the Boolean functions using minterms and maxterms representations. b) Provide the Boolean functions using Sum of Products (SOP), and Product of Sums (POS).


Α	В	C	D	F1
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0





Name:	CW	/ID·	Date:
ivallic.		1D	Date


3. (30 Points) Arithmetic Logic Design


Full-Adder verbal description: has three inputs X, Y, and Cin (Carry-in). It has two outputs S (Sum) and Cout (Carry-out). It performs the addition of input numbers X, Y, and Cin. a) Write the truth table for S and Cout. b) Implement the circuits using NAND gates. c) Implement the circuits using NOR gates. d) Implement it with 3 to 8 decoder with active high output (use appropriate logic gate) e) Implement the full adder using 4-to-1 Multiplexer. Connect A and Cin to the control inputs of Mux. Connect 1's, 0's, B or \overline{B} to each data input.
















		X Cin			
		00	01	10	11
Y	0	0	1	1	0
	1	1	0	0	1




		X Cin			
		00	01	10	11
V	0	0	0	0	1
ĭ	1	0	1	1	1




4. (10 points) Latch and Flip Flop

Complete the timing diagram

a) Draw the waveform for the Q output for a negative edge-triggered D flip-flop. In the waveform PRE is Reset, C is Clock, D is Input, and Q is Output




b) For the circuit shown below draw the waveform for F based on input A, B and C.



Name:	CWID:	Date:

5. (30 Points) State Machine Design

The following State Diagram is given.



a) The state table using D - Flip Flops is shown below. Fill it according to the state diagram.

Presen	it State	Input	Next State		Output
A	В	X	A+	B+	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	1	0	1	1

b) Using K-map drive the characteristic equation of the next state

A+

A\BX	00	01	11	10
0	0	0	1	0
1	1	1	0	0

$$A^+ = A\bar{B} + \bar{A}BX$$

 $\mathrm{B}+$

A\BX	00	01	11	10
0	0	1	0	0
1	1	0	1	0

$$B^{+} = \bar{A}\bar{B}X + A\bar{B}\bar{C} + ABC$$

Z = ABC

c) Draw the logical circuit from b)

