

EGEC 180 – Digital Logic and Computer Structures

Spring 2024

Lecture 10: Decoder (2.8.2)

Rakesh Mahto, Ph.D.

Office: E 314, California State University, Fullerton
Office Hour: Monday and Wednesday 2:00 - 3:30 pm


Or by appointment

Office Hour Zoom Meeting ID: 891 2907 5346

Email: <u>ramahto@fullerton.edu</u> **Phone No**: 657-278-7274

Decoders

Converts n input lines to one of the 2ⁿ different output lines: n-to-2ⁿ Decoder.



The decoder generates all of the minterms (maxterms) of the n input variables. This means only one of the 2ⁿ output lines will be 1 (or 0) all others will be 0 (or 1) for each combination of the values of the input variables.

If n-bit coded information has "don't cares", then the Decoder will output less than 2^n outputs. That is $m \le 2^n$.



Device Design

We have 4 devices to address, this implies we need only two select lines. This implies we need to design a 2 to 4 decoder

Devices are active LOW

 \overline{m}_0 is the CPU \overline{m}_1 is the Data Memory \overline{m}_2 is the Video Memory \overline{m}_3 is the USB Port

E is for the enable line. It is also active Low

Sel	ect Li	nes	Device					
E	Α	В	m ₀	m_1	m ₂	m ₃		
1	X	X	1	1	1	1		
0	0	0	0	1	1	1		
0	0	1	1	0	1	1		
0	1	0	1	1	0	1		
0	1	1	1	1	1	0		



Design Procedure for Decoders

Step 1: Let k = n where we have n inputs and x outputs Step 2:

if k is even

 Use 2^k AND (NAND) gates driven by two decoders of output size 2^{k/2}

if k is odd


 Use 2^k AND (NAND) gates driven by two decoders of output size 2^{(k+1)/2} and a decoder of output size 2^{(k-1)/2}



Step 3


Step 3: For each decoder resulting from step 2 repeat step 2 with k-1 equal to the values obtained in step 2 until k = 1


(Note when k = 1 use a 1-to-2 decoder)




2-to-4 Decoder Implementation

Step 2: k is even (k=2) so we will use 22 NAND gates.






Transmitting End





Receiving End

Want the CPU (AB = 00) to receive data






Circuit Design with Decoders



Example 1 - SOM with Decoder

Given $F_1(A,B,C) = \Sigma m(2,3,5,7) - SOM$ for a) active High outputs, b) active Low outputs (demulitplexer)

Α	В	C	F ₁	
0	0	0	0	m ₀
0	0	1	0	m ₁
0	1	0	1	m ₂
0	1	1	1	m ₃
1	0	0	0	m ₄
1	0	1	1	m ₅
1	1	0	0	m ₆
1	1	1	1	m ₇



Example 1 - SOM with Decoder

DeMorgan's Theorem

Design of F_1 ' (A,B,C) = $\Sigma m(0,1,4,6) - \frac{SOM}{SOM}$ for a) active High outputs, b) active Low outputs (demulitplexer)

							_		1
Α	В	C	F ₁		3 to Dec	8 oder m ₀		3 to 8 Decoder	M_0
 0	0	0	0	m ₀		0 m ₁		0 1	M ₁
0	0	1	0	m ₁		$\begin{array}{c c} m_2 \\ m_3 \\ \end{array}$		2	M_2 M_3
0	1	0	1	m ₂	C 0 1	3 m ₄ C) 3 4	M ₄
0	1	1	1	m ₃	A ——2	$ \begin{array}{c c} & m_5 \\ \hline & m_6 \\ \hline & M_6 \end{array} $	ر ا		M_5 M_6
1	0	0	0	m ₄		7 m ₇		6 7	M_7
1	0	1	1	m ₅			L		P
1	1	0	0	m ₆					
1	1	1	1	m ₇					V
		Us	sing	NOR	gate since we	F ₁ '(A,B,C	;) Q	009	F ₁ (A,B,C)

want the complement F₁



Excess-3 to **Decimal Decoder**



Exess 3 to BCD Decoder Example

ı	nput E	xcess	3			Ou	tput B	CD	
Α	В	С	D		Х	Υ	Z	W	
0	0	0	0	m ₀	d	d	d	d	
0	0	0	1	m ₁	d	d	d	d	
0	0	1	0	m ₂	d	d	d	d	
0	0	1	1	m ₃	0	0	0	0	0
0	1	0	0	m ₄	0	0	0	1	1
0	1	0	1	m ₅	0	0	1	0	2
0	1	1	0	m ₆	0	0	1	1	3
0	1	1	1	m ₇	0	1	0	0	4
1	0	0	0	m ₈	0	1	0	1	5
1	0	0	1	m ₉	0	1	1	0	6
1	0	1	0	m ₁₀	0	1	1	1	7
1	0	1	1	m ₁₁	1	0	0	0	8
1	1	0	0	m ₁₂	1	0	0	1	9
1	1	0	1	m ₁₃	d	d	d	d	
1	1	1	0	m ₁₄	d	d	d	d	
1	1	1	1	m ₁₅	d	d	d	d	

Note You need 4 decoders one for X, Y, Z, and W

These functions can either implemented using 4 logic circuits or with 4 decoders

Digits

 $X = \Sigma m(11,12) + \Sigma d(0,1,2,13,14,15)$ $Y = \Sigma m(7,8,9,10) + \Sigma d(0,1,2,13,14,15)$ $Z = \Sigma m(5,6,9,10) + \Sigma d(0,1,2,13,14,15)$ $W = \Sigma m(4,6,8,10,12) + \Sigma d(0,1,2,13,14,15)$




Designing the Logic Circuits


 $X = \Sigma m(11,12) + \Sigma d(0,1,2,13,14,15)$

 $Y = \Sigma m(7,8,9,10) + \Sigma d(0,1,2,13,14,15)$


Using maxterms




$$X(A,B,C,D) = A(B+C)(B+D)$$



Using maxterms




Y(A,B,C,D) = (A'+C)(B'+D)(B+C'+D')







Designing the Logic Circuits

 $Z = \Sigma m(5,6,9,10) + \Sigma d(0,1,2,13,14,15)$ $W = \Sigma m(4,6,8,10,12) + \Sigma d(0,1,2,13,14,15)$ Using maxterms Using maxterms




$$X(A,B,C,D) = (C+D)(C'+D')$$





$$W(A,B,C,D) = D'$$

The Finally






Food For Thought

Although this may be simpler. It implies a lot of circuitry (a lot of power

consumed)





Q&A



