



# EGEC 180 – Digital Logic and Computer Structures

Spring 2024

## Lecture 11: Bistable Memory Devices (3.1 – 3.2.1)

*Rakesh Mahto, Ph.D.*

**Office:** E 314, California State University, Fullerton

**Office Hour:** Monday and Wednesday 2:00 - 3:30 pm

*Or by appointment*

**Office Hour Zoom Meeting ID:** 891 2907 5346

**Email:** [ramahto@fullerton.edu](mailto:ramahto@fullerton.edu)


**Phone No:** 657-278-7274

# Sequential Circuits and Bistable Memory Devices




# Two Types of Logic Circuits: Combinational

1. **Combinational** – outputs determined directly from present combination of inputs. Previous inputs do not matter



2. **Sequential** – outputs determined directly from present AND previous inputs. Previous inputs does matter



We say a circuit has **feedback** if the output of one of the gates is connected back into the input of another gate in the circuit so as to form a closed loop.

# Sequential Circuits

Sequential Circuits are specified by:

- Inputs
- Outputs
- Internal states (past output values)

Two types of sequential circuits:

**1)Asynchronous:** output can be affected at any point in time by changes in input variables.


Ex. storage element = time delay device Flip-Flop

**2)Synchronous:** outputs are changed only at discrete instants of time.


Ex. storage element = clocked Flip-Flop

# Concept of Feedback

**Example feedback circuit with no stable states.  
Oscillator or Clock signal.**




$t_p$  (propagation delay time) = time it takes a signal applied at the its input to travel from the input to the output.




# Bistable Feedback

**Bistable** means that there are two stable states, allowing these devices to store, save, or capture the value for a logic 1 or logic 0.




# Memory Storage Devices

Allows for data storage







The first attempt problem when S & R are both high

But now there is no reset







Use of clock allows for interaction between devices Master/Slave











Problem as long as clock is high data can change in middle register reads

Use of rising edge detector circuit solves data fluctuating when being read



The JK flip-flop augments the behavior of the S-R flip-flop (J=Set, K=Reset) by interpreting the J = K = 1 condition as a "flip" or toggle command.

# Logic Storage Devices

		S	R	Q(t+1)	Operation
		0	0	Q(t)	Hold
		0	1	0	Reset
		1	0	1	Set
		1	1	?	Undefined
		D		Q(t+1)	Operation
		0		0	Reset
		1		1	Set
		J	K	Q(t+1)	Operation
		0	0	Q(t)	Hold
		0	1	0	Reset
		1	0	1	Set
		1	1	$\overline{Q}(t)$	Toggle
		T		Q(t+1)	Operation
		0		Q(t)	No Change
		1		$\overline{Q}(t)$	Toggle

**Register** is a digital component that can temporarily store single or multiple bits.



# Circuit Analysis of S-R NOR Latch



# Different Techniques for Analysis


1. Circuit delay model.
2. Characteristic table.
3. Characteristic equation.
4. PS/NS (present-state/next-state) table.
5. Timing diagram.

# Circuit Delay Model of S-R NOR Latch







# Five Different Conditions for a Light Switch

A light switch and a two cross-coupled NOR gates, which is a digital circuit called **S-R NOR Latch** have similar characteristics.




# Signal Propagation in a SR-Latch





**NOR**  
**Function**


X	Y	F
0	0	1
0	1	0
1	0	0
1	1	0



# Signal Propagation in a SR-Latch






NAND Function		
X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0




# Analyzing an S-R NOR Latch

**Latch** is the simplest circuit form of a single-bit register.



$\bar{S}$	$\bar{R}$	Q	Q <sup>+</sup>
1	1	1	1
1	1	0	0
1	0	1	0
1	0	0	0
0	1	1	1
0	1	0	1
0	0	1	Not Allowed
0	0	0	



S	R	Q	Q <sup>+</sup>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	1	Not Allowed
1	1	0	


# Circuit Delay Model for S-R NOR Latch

$t_p=0$	SR = 10	Q = 1	Q' = 0	Set
$t_p=1$	SR = 00	Q = 1	Q' = 0	Hold
$t_p=2$	SR = 01	Q = 0	Q' = 1	Reset
$t_p=3$	SR = 11	Q = ?	Q' = ?	Forbidden

NOR  
Function

X	Y	F
0	0	1
0	1	0
1	0	0
1	1	0

**NOTE:** Any time one of the inputs X or Y is a 1 the output F is a 0.





# Characteristic Table for an S-R NOR Latch



# CHARACTERISTIC TABLE

## NOR FOR S-R LATCH

S	R	Q(t+1)	Next State	
0	0	Q(t)	Present State (High or Low)	HOLD
0	1	0	Low	RESET
1	0	1	High	SET
1	1	?	Reset dominant (normally not used)	FORBIDDEN

## NAND FOR S-R LATCH

S	R	Q(t+1)	Next State	
0	0	?	Reset dominant (normally not used)	FORBIDDEN
0	1	1	High	SET
1	0	0	Low	RESET
1	1	Q(t)	Present State (High or Low)	HOLD

# PS/NS Table for an S-R NOR Latch



# State Transition Table

## S-R NOR Latch

S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	?

S	R	Q	Q <sup>+</sup>
0	0	0	Q = 0, Hold
0	0	1	Q = 1, Hold
0	1	0	0, Reset
0	1	1	0, Reset
1	0	0	1, Set
1	0	1	1, Set
1	1	0	?, Invalid
1	1	1	?, Invalid

	R'Q'	R'Q	RQ	RQ'
	00	01	11	10
S' 0	0	1	0	0
S 1	1	1	?	?


# CHARACTERISTIC EQUATION FOR S-R NOR LATCH

	R'Q'	R'Q	RQ	RQ'
	00	01	11	10
S' 0	0	1	0	0
S 1	1	1	?	?

Characteristic Equation: **S** and **R** cannot be both 1

$$Q^+ = \text{SR}' + \text{R}'Q \text{ without don't cares}$$

$$Q^+ = \text{S} + \text{R}'Q \text{ with don't cares}$$



$$\begin{aligned}
 Q^+ &= \overline{\overline{S + Q} + R} \\
 &= \overline{\overline{S} \overline{Q} + R} \\
 &= (\overline{\overline{S} \overline{Q}}) \overline{R} \\
 &= (\overline{\overline{S}} + \overline{\overline{Q}}) \overline{R} \\
 &= (S + Q) \overline{R} \\
 &= S \overline{R} + Q \overline{R}
 \end{aligned}$$

# State Transition Table

## S-R NAND Latch

$\overline{S}$	$\overline{R}$	$Q(t+1)$
1	1	$Q(t)$
1	0	0
0	1	1
0	0	?

S	R	Q	$Q^+$
1	1	1	$Q = 0$ , Hold
1	1	0	$Q = 1$ , Hold
1	0	1	0, Reset
1	0	0	0, Reset
0	1	1	1, Set
0	1	0	1, Set
0	0	1	?, Invalid
0	0	0	?, Invalid

	$R'Q'$ 00	$R'Q$ 01	$RQ$ 11	$RQ'$ 10
$S' 0$	?	?	1	1
$S 1$	0	0	0	1



# CHARACTERISTIC EQUATION FOR S-R NOR LATCH

	R'Q'	R'Q	RQ	RQ'
	00	01	11	10
S' 0	?	?	1	1
S 1	0	0	0	1

**Characteristic Equation: S and R cannot be both 1**


$Q^+ = S'R + RQ'$  without don't cares

$Q^+ = S' + RQ'$  with don't cares




# Timing Diagrams

$\bar{S}$	$\bar{R}$	$Q(t+1)$
1	1	$Q(t)$
1	0	0
0	1	1
0	0	?




## Asynchronous Events

Time between events is not the same




S	R	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	?



## Asynchronous Events


Time between events is not the same





# Multiple Inputs S-R NAND Latch

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



We use bubbled input OR gates to represent the NAND gates because these equivalent gate forms help remind us that the inputs to an S-R NAND Latch are active low inputs.

This type of Latch is also referred as an S'-R' NAND Latch.

# Q&A

