# EGEC281 - FALL 2024

# LAB 5

## PROCESSES, D-LATCH /FLIP-FLOP

Designing with VHDL Experiment 5

Rakesh Mahto, Ph.D.
Office: E 314, California State University, Fullerton
Office Hours: Monday and Wednesday 2:00 - 3:30 pm
Or by appointment
Office Hour Zoom Meeting ID: 894 4126 5483
Email: ramahto@fullerton.edu
Phone No: 657-278-7274

### LEARNING OBJECTIVES

- **×**Process Statements
- Design
  - D Latch with Clear Input
  - D Flip-Flop with Clear Input
  - > 8-bit Register

### CONCURRENT VS. SEQUENTIAL EXECUTION

### Sequential Execution


+ Most programming languages like C, C++, and C# use this approach where the statements are executed in the order written.

### **×** Concurrent Execution


- + Because an FPGA is a large array of nand gates it is possible to execute all the statements at the same time.
- + This is possible if there is no time dependence between the signals being processed. But some hardware structures have propagation delays like the D-latch.

### SIGNAL PROPAGATION IN A D-LATCH


Let us assume each gate takes 1 nanosecond to update its state Latch is set to output Q is set to "0". We wish to change this value to "1",




So we place a "1" on input D. It takes the not gate 1 ns to update




So after a nanosecond the clock signal goes high




Now that the not gate has updated it will take the nand gates 1 ns to update. (Note this can be done concurrently.)



Since the not gate is already setup, we need for the change to move through the bottom nand gate,




Next are the output nand gates which also require 1 ns to update. (Note this can be done concurrently.)



After another nanosecond the output Q updates,

### TIME DEPENDENCE

Now suppose you are sampling the output from an analog to digital converter and it is stored in an 4-bit register (or memory location). Each [ is equivalent to the logic diagram on the previous page.



Now suppose that each latch takes 6 nanoseconds to setup (worst case).

Since VHDL is concurrent, then reading the data from the register before the 6 nanoseconds would not necessarily give you the correct answer since the latch has not set yet.

Processes force the VHDL code to wait until the latches have set before actually using their output later on.

## **PROCESS**

- Processes are used to control the execution
  - + Contains a set of sequential statements to be executed
  - + The whole process is a concurrent statement
  - Can be interpreted as a circuit part enclosed inside of a black box

#### Two types

- + Process with sensitivity list.
  - × This list states exactly which signals cause the process statement to be executed.
  - Only changes in these signals cause the process statement to be executed.
- Process with wait statement (sensitivity list is a wait statement only)

### A PROCESS WITH A SENSITIVITY LIST

```
× Syntax:
   process_name : process (sensitivity_list)
    declarations;
   begin
    sequential statement;
    sequential statement;
   end process;
```

### PROCESS WITH SENSITIVITY LIST

Interpretation: "black box, indivisible circuit part".


```
library IEEE;
    use IEEE STD LOGIC 1164 ALL;
3
    --Declaration of the module's inputs and outputs
    ENTITY example IS PORT (
5
    A: IN std logic:
    B: IN std logic:
    C: OUT std logic
10
11
    );
    END example;
13
    --Defining the modules behavior
15
    ARCHITECTURE behavioral OF example IS
16
17
    BEGIN
                                   Sensitivity list
18
    p1: PROCESS (A, B)
20 BEGIN
       C \ll A OR B;
    END PROCESS:
23 🔀 END behavioral;
```


#### Note:

The execution of the process is initiated whenever an event occurs on any of the signals in the sensitivity list

For practical purposes, you can regard a process as a "big" concurrent signal assignment statement

### **WAVEFORM FOR EXAMPLE 1**





### A PROCESS WITH WAIT STATEMENT


- Process has no sensitivity list
- Process continues the execution until a wait statement is reached and then suspended
- Forms of wait statement:
  - + wait on signals;
  - + wait until boolean\_expression;
  - + wait for time\_expression;

```
ENTITY example IS PORT (
A: IN std logic;
B: IN std logic;
SELECTOR: IN std logic;
C: OUT std logic
);
END example;
ARCHITECTURE behavioral OF example IS
SIGNAL S1: STD LOGIC;
BEGIN
p1: PROCESS
BEGIN
   C \ll A \text{ or } B:
   WAIT ON A, B;
END PROCESS:
END behavioral:
```

### SEQUENTIAL SIGNAL ASSIGNMENT STATEMENT

Syntax: Signal\_name <= value\_expression;</pre>

```
ENTITY example IS PORT (
 6
    A: IN std logic;
    B: IN std logic;
    C: OUT std logic
10
11
    );
12
    END example:
13
14
    --Defining the modules behavior
15
    ARCHITECTURE behavioral OF example IS
16
    SIGNAL S1: STD LOGIC:
17
18
    BEGIN
19
20
    p1: PROCESS (A, B)
21
    BEGIN
       S1 \leftarrow NOT(A OR B);
22
23 >END PROCESS:
24
25
    C <= S1:
26
27
28
    END behavioral:
29
```



Messages					
ı/a_signal	0	0	0	1	1
ı/b_signal	0	0	1	0	1
n/c_signal	1	1	0	0	0

messages					
/a_signal	1	0	0	1	1
/b_signal	1	0	1	0	1
/c_signal	U	`U	U	U	U

### VARIABLE ASSIGNMENT STATEMENT

Syntax: Variable\_name := value\_expression;

Used inside processes. The assignment takes effect "immediately".


```
--Declaration of the module's inputs and outputs
    ENTITY example IS PORT (
    A: IN std logic;
    B: IN std logic;
    C: OUT std logic
.0
.1
    ) ;
    END example:
.3
    ARCHITECTURE behavioral OF example IS
.5
    BEGIN
    p1: PROCESS (A, B)
    variable tmp: std logic;
.9
    BEGIN
:0
       tmp:= '0';
: 1
       tmp:= tmp OR A;
       tmp:= tmp OR B;
       tmp:= NOT(tmp);
                          Conceptual
       C \ll tmp;
                          implementation
    END PROCESS:
    END behavioral:
```

#### Note:

Easy to understand, but not clear hardware mapping!

You can always use signals.

Rely on variables only for the characteristics that cannot be described by signals.



### CASE STATEMENT

### Syntax:


```
case case_expression is
  when choice_1 =>
    sequential statements;
  when choice_2 =>
    sequential statements;
  ...
  when choice_n =>
    sequential statements;
end case;
```



#### Example:

```
--Declaration of the module's inputs and outputs
    ENTITY example IS PORT (
    A: IN std logic;
    B: IN std logic;
    SELECTOR: IN std logic;
    C: OUT std_logic
10
11
12
    ) ;
    END example;
14
15
    ARCHITECTURE behavioral OF example IS
16
    SIGNAL S1: STD LOGIC;
17
    BEGIN
    p1: PROCESS (A, B, SELECTOR)
19
    BEGIN
20
       CASE SELECTOR IS
           WHEN 'O' => C <= A;
21
22
           WHEN others => C <= B;
23
       END CASE:
24
    END PROCESS:
25
    END behavioral:
26
```

### Temporary data storage A single bit Register




#### Control input C is used to retain the present-state output value or Data value.

	Copyright © The McGraw-Hill Companies, Inc. Permiss	sion required for re	production or display.
$\begin{array}{c c} C  D     Q^+ \\ \hline 0  0     Q \\ 0  1     Q \\ 1  0     0 \\ 1  1     1 \end{array}$	No change No change $Q^+$ follows $D$ $Q^+$ follows $D$	for	D Q C

### TRUTH TABLE FOR D-LATCH

#### **Review Slides**

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.




#### **D-Latch is Level Sensitive**

because its output is dependent on the logic level that is applied to the control input.

### K-MAP AND SUM OF PRODUCTS FOR D-LATCH

Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display.




Look closer.....


Output contains Boolean Expression resembling a Multiplexer...!!

$$Q^{+}(C,D,Q) = e1 + e2$$
$$= \overline{C} \cdot Q + C \cdot D$$

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



### TASK 4A: D\_LATCH VHDL MODULE



Set up a "Process" with appropriate sensitivity list to get the desired D-Latch working.


#### **VHDL Module**

**Inputs:** D, Clk

Outputs: Q


### D LATCH

The D latch is used to capture, or 'latch' the logic level which is present on the Data line when the clock input is high. If the data on the D line changes state while the clock pulse is high, then the output, Q, follows the input, D. When the CLK input falls to logic O, the last state of the D input is trapped and held in the latch.



### D-LATCH SAMPLE CODE

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity D Latch is
    Port ( Clk, Reset : in STD LOGIC;
           D : in STD LOGIC;
           Q : out STD LOGIC);
end D Latch;
architecture Behavioral of D Latch is
begin
process (Reset, Clk, D)
begin
if(Reset='l') then
Q <= '0';
elsif(Clk='l') then
Q <= D;
end if:
end process;
end Behavioral;
```




Since output Q is dependent on Reset, Clk and D.

### **MODULE 5A: DESIGN INSTRUCTION**

### Create a Project, "Lab4A"

- 1. Unzip the Lab4A file
- 2. Add Top.vhd, D\_Latch.vhd, and debounce.vhd
- 3. Modify D\_Latch.vhd and enter the code to implement D-Latch.
- 4. Add Nexys-A7-50T-Mater.xdc provided in the zip file. Observing
  - 1. Turn on D, and press the Clk button. Is Q, LED turns on?
  - 2. Release Clk button. Now turn off D, Is Q, LED stays turns-on?
- 3. Turn off D, and press the Clk button. Is Q, LED turns off?
- 4. Release Clk button. Now turn off D, Is Q, LED stays turns off?
- 5. Turn on D, and press the Clk button. Now turn on Clr, does Q turns off?

### Observing the board



6. Turn on and off D while pressing Clk? Does the Q, LED turn on and off with D?

### **MODULE 5A: TEST BENCH & XDC**

#### **VHDL Test Bench**

#### Clock period definitions before begin statement

```
constant Clk_period : time := 10 ns;
```

#### Clock process definitions

```
Clk_process :process
begin
        Clk <= '0';
        wait for Clk_period/2;
        Clk <= '1';
        wait for Clk_period/2;
end process;</pre>
```

#### - Stimulus process

```
stim_proc: process
begin
    D <= '1'; wait for 7 ns;
    D <= '0'; wait for 7 ns;
end process;</pre>
```

#### **Download XDC File**


- D- Switch
- Q- LED
- Clk- Button/Switch


#### -- CIr process

```
stim_proc: process
begin
    Clr <= '1'; wait for 10 ns;
    Clr <= '0'; wait;
end process;</pre>
```


### MODULE 5B: CLEAR INPUT IN D-FLIP FLOP

Output value can either be **cleared** or **preset** to a known state or value either at startup (or power on) or at any other desired time.





### MODULE 5B: D-LATCH CLEAR INPUT (TRUTH TABLE)



Set up a "Process" with appropriate sensitivity list to get the desired D-Latch with Clr working.

#### **VHDL Module**

Inputs: D, Clk, Clr

Outputs: Q

### BAD CIRCUIT DESIGN

External feedback

System clock

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.


- D latch- Used only for temporary data storage.
- External feedback may cause them to oscillate in a race condition.
- When C is 1, output follows D, so the circuit may break into oscillations.

So, never use external feedback around a D latch!

### **USE FLIP FLOPS**

- Edge-triggered logic devices.
- Output doesn't break into oscillation with external feedback.
- Makes them useful for designing computing/logic devices such as counters.

There is no transparent mode or see-through mode from the *D* input to the *Q* output for a D flip-flop due to edge triggering.




### D FLIP-FLOP

The working of D flip flop is similar to the D latch except that the output of D Flip Flop takes the state of the D input at the moment of a positive edge at the clock pin (or negative edge if the clock input is active low) and delays it by one clock cycle. That's why, it is commonly known as a delay flip flop.

The advantage of the D flip-flop over the D Latch is that the signal on the D input pin is captured the moment the flip-flop is clocked, and subsequent changes on the D input will be ignored until the next clock event.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity DFF W CLR is port (
     CLR,C,D : in std logic;
     Q : inout std logic
end DFF W CLR;
architecture dataflow of DFF W CLR is
    signal E,F,G,H,I,J : std logic;
begin
     E \le not CLR_i
     F \le I \text{ nand } G_i
    G <= not (F and E and C);
    H <= not (G and C and I);
    I <= not (H and E and D);</pre>
     J \le not (Q and E and H);
     O <= G nand J;</p>
end dataflow;
```




BOOK'S CODE using signal inout

### D FLIP-FLOP SAMPLE CODE

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity D Flip Flop is
    Port ( Clr, Clk : in STD_LOGIC;
           D : in STD LOGIC;
           Q : out STD LOGIC);
end D_Flip Flop;
architecture Behavioral of D Flip Flop is
Begin
-- Write your code here
process(Clr,Clk)
Begin
if(Clr = '1') then
0 <= '0';
elsif(rising edge(Clk)) then
O <= D;
end if;
end process;
--- Code ends here
```

### MODULE 5B: D\_FLIP\_FLOP WITH CLEAR/RESET



Set up a "Process" with appropriate sensitivity list to get the desired D-Flip Flop working.

### **VHDL Module**

Inputs: D, Clk, Clr

Outputs: Q


### **MODULE 5B: DESIGN INSTRUCTION**

Create a Project, "Lab5B"

- 1. Unzip the Lab5B file
- 2. Add Top.vhd, D\_Flip\_Flop.vhd, and debounce.vhd
- 3. Modify D\_Flip\_Flop.vhd and enter the code to implement D-Flip Flop.
- 4. Add Nexys-A7-50T-Mater.xdc provided in the zip file.

  Observing
- 1. Turn on D, and press the Clk button. Is Q, LED turns on?
- 2. Release Clk button. Now turn off D, Is Q, LED stays turns-on?
- 3. Turn off D, and press the Clk button. Is Q, LED turns off?
- 4. Release Clk button. Now turn off D, Is Q, LED stays turns off?
- 5. Turn on D, and press the Clk button. Now turn on Clr, does Q turns off?

Observing the board



6. Turn on and off D while pressing Clk? Does the Q, LED turn on and off with D?

### MODULE 5B: TEST BENCH & XDC

### **VHDL Test Bench**

#### -- Clock period definitions

```
constant Clk_period : time := 40 ns;
```

#### Clock process definitions

```
Clk_process :process
begin
        Clk <= '0';
        wait for Clk_period/2;
        Clk <= '1';
        wait for Clk_period/2;
end process;</pre>
```

#### -- Stimulus process

end process;

```
stim_proc: process
begin

    Clr <= '1'; wait for 40 ns;
    Clr <= '0'; wait for 40 ns;
    D <= '1'; wait for 50 ns;
    D <= '0'; wait for 120 ns;
    D <= '1'; wait for 300 ns;
    D <= '0'; wait for 50 ns;
    Reset <= '1'; wait for 50 ns;</pre>
```

### UCF D\_Latch

- D- Switch
- Q- LED
- Clk- Button/Switch

### **MODULE 5C: 8-BIT REGISTER**

-- Buffer array

 $C(0) \le BTN0;$ 

 $C(1) \leq BTN0;$ 

 $C(2) \leq BTN0;$ 


 $C(3) \le BTN0;$ 

 $C(4) \le BTNO$ ;

 $C(5) \le BTN0;$ 

C(6) <= BTNO;

 $C(7) \leq BTNO$ ;



### **MODULE 5C: INSTRUCTIONS**

Set up a "Process" with appropriate sensitivity list to get the desired 8 bit register (made of D-Latches) working.

### **VHDL Module**

Inputs: D [vector (7 down to 0)], Clk

Outputs: Q [vector (7 down to 0)]

Clear/Reset not required

## MODULE 5C: TEST BENCH & XDC

-- Add these additional Include Libraries
IEEE.STD\_LOGIC\_UNSIGNED.ALL;

Clock period definitions

```
constant Clk period : time := 10 ns;
```

-- Clock process definitions

```
Clk_process :process
begin
        Clk <= '0';
        wait for Clk_period/2;
        Clk <= '1';
        wait for Clk_period/2;
end process;</pre>
```

-- Stimulus process

### XDC D Latch

- D- Switch
- Q- LED
- Clk- Button/Switch

# LAB GRADING SCHEME AND REPORT REQUIREMENTS

- Each lab is 20 points:
  - + Attempting the lab: 5 points
  - + Showing working boards to TA: 5 points
  - + Lab Report: 10 points (Maximum)
- Cover page:
  - + Your name
  - + Course Title, Lab Number
- Module 5A: D Latch w/CLR:
  - + VHDL
  - + TB VHDL
  - + Waveform
  - + XDC
- Module 5B: D Flip-Flop w/CLR
  - × VHDL
  - × TB VHDL
  - × Waveform
  - × XDC

- + Module 5C:
  - + 8-bit Register
    - × VHDL
    - × TB VHDL
    - × Waveform
    - × XDC
- Summary paragraph
  - + Work completed
  - + Any problems
  - + Helpful Hints
  - + Suggested Improvements