


Synthesizable RTL
AXI Interfaces
Synthesis scripts



Prototype



Production




MATLAB and Simulink

FPGA and SoC Development for Intel

Noam Levine

[title]

Disconnected Workflows Limit Innovation




Collaborate to Innovate at a High-Level

Collaborate across teams to explore implementation options


Verify high-abstraction models in the system context

Generate production-quality HDL and verification models

Target and debug FPGA prototype boards





General Approach: Use the Strengths of MATLAB and Simulink



MATLAB

- ✓ Large data sets
- ✓ Explore mathematics
- ✓ Control logic
- ✓ Data visualization




Simulink

- ✓ Parallel architectures
- ✓ Timing
- ✓ Data type propagation
- ✓ Mixed-signal modeling

HDL Code Generation


Connect system/algorithm design to FPGA/ASIC hardware




- Generate readable, traceable Verilog/VHDL
 - Prototype: automatically target popular boards and kits
 - Production: generate IP core with AXI interfaces
- Quickly adapt to changes and re-generate
- Automatically convert to fixed-point or use native floating point
- Customize automatic optimizations and code settings
- Re-use for different targets, different project goals

Example: Pulse Detector



Send



Receive



Detect



HDL Coder Self-Guided Tutorial

Example Overview


This tutorial will guide you through the steps necessary to implement the algorithm in FPGA hardware, including:

- Create a Simulink® model for the algorithm
- Implement the hardware architecture
- Convert the design to fixed-point
- Generate and synthesize the HDL code

```
% Create matched filter coefficients
CorrFilter = conj(flip(pulse))/PulseLen;

% Correlate Rx signal against matched filter
FilterOut = filter(CorrFilter,1,RxSignal);

% Find peak magnitude & location
[peak, location] = max(abs(FilterOut));
```




Achieve results with less manual effort

All numbers normalized to 1.0 for
“Manual coding”
Smaller numbers are better


Manual coding
Simulink + HDL Coder

Qualcomm India

Wide-band chain from front-end
receiver ASIC




Decimation FIR filter ASIC




Faraday

Flash NAND Controller ASIC




Bosch

Automotive ECU ASIC




IFM Engineering

3D time-of-flight camera FPGA



Nokia

FPGA prototype of an ASIC



Application-Specific Solutions Extend HDL Coder

Wireless: 5G, LTE, WLAN, Satcom
[Wireless HDL Toolbox](#)


Controls: Motor, power electronics,
battery management
[HDL Coder](#) / [Embedded Coder](#) /
[Motor Control Blockset](#) / SoC Blockset

Signal processing / Radar / LIDAR
[DSP HDL Toolbox](#)


Vision: Automated driving, inspection,
surveillance, medical imaging
[Vision HDL Toolbox](#)

AI: deep learning, machine learning
[Deep Learning HDL Toolbox](#)


Build using HDL-
optimized blocks



Integrate pre-built
subsystems



Manage data with
utilities



Directly target
FPGA-based kits





Support for Intel Development Boards from HDL Product Family

- HDL Coder
 - [Intel Development Board Support from HDL Coder](#)
 - [Intel SoC FPGA Support from HDL Coder](#)
- Embedded Coder - [Intel SoC FPGA Support from Embedded Coder](#)
- HDL Verifier - [Intel FPGA Board Support from HDL Verifier](#)
- SoC Blockset - [Intel Support from SoC Blockset](#)
- Deep Learning HDL Toolbox - [Intel FPGA and SoC Support from Deep Learning HDL Toolbox](#)

HDL Workflow Advisor - sfir_fixed/symmetric_fir

File Edit Run Help

Find:  

✓ HDL Workflow Advisor

✓ 1. Set Target

^ 1.1. Set Target Device and Synthesis Tool

^ 1.2. Set Target Reference Design

^ 1.3. Set Target Interface

1.4. Set Target Frequency

2. Prepare Model For HDL Code Generation

2.1. Check Model Settings

3. HDL Code Generation

3.1. Set HDL Options

^ 3.2. Generate RTL Code and IP Core

4. Embedded System Integration

4.1. Create Project

4.2. Generate Software Interface

4.3. Build FPGA Bitstream

4.4. Program Target Device

1.1. Set Target Device and Synthesis Tool

Analysis (^Triggers Update Diagram)

Set Target Device and Synthesis Tool for HDL code generation

Input Parameters

Target workflow: IP Core Generation

Target platform: Intel Arria 10 SoC development kit Launch Board Manager

Synthesis tool: Altera QUARTUS II

Tool version: 18.1.0 ☐ Allow unsupported version Refresh

Family: Arria 10


Device: 10AS066N3F40E2SG

Package:

Speed:


Project folder: hdl_prj Browse...

Run This Task

Result:  Not Run


Help Apply

Deep Learning HDL Toolbox: Prototype & Deploy DL Networks



Deep Learning HDL Toolbox™

- Prototype network on FPGA
 - Assess memory usage, latency, and accuracy
 - Adjust network and iterate
 - Quantize to fixed-point
 - Generate customized deep learning processor HDL
- ...all from within MATLAB!



Partition Hardware-Targeted Design, System Context, Testbench

Algorithm
Stimulus

Hardware
Algorithm

Software
Algorithm

Analysis

Create input stimulus

```
function [ CorrFilter, RxSignal, RxFxPt ] = pulse_detector_stim

% Create pulse to detect
rng('default');
PulseLen = 64;
theta = rand(PulseLen,1);
pulse = exp(1i*2*pi*theta);

% Insert pulse to Tx signal
rng('shuffle');
TxLen = 5000;
PulseLoc = randi(TxLen-PulseLen*2);

TxSignal = complex(zeros(TxLen,1));
TxSignal(PulseLoc:PulseLoc+PulseLen-1) = pulse;

% Create Rx signal by adding noise
Noise = complex(randn(TxLen,1),randn(TxLen,1));
RxSignal = TxSignal + Noise;


% Scale Rx signal to +/- one
scale1 = max([abs(real(RxSignal)); abs(imag(RxSignal))]);
```

MATLAB golden reference

```
% Create matched filter coefficients
CorrFilter = conj(flip(pulse))/PulseLen;

% Correlate Rx signal against matched filter
FilterOut = filter(CorrFilter,1,RxSignal);

% Find peak magnitude & location
[peak, location] = max(abs(FilterOut));
```



Streaming Algorithms: MATLAB or Simulink...or Both

Hardware friendly implementation of peak finder

Instead of calculating the maximum value of the entire frame, we look for a local peak within a sliding window of the last 11 samples using the following criteria:

- The middle sample is the largest
- The middle sample is greater than a pre-defined threshold

```
WindowLen = 11;
MidIdx = ceil(WindowLen/2);
threshold = 0.03;

% Compute magnitude squared to avoid sqrt operation
MagSqOut = abs(FilterOut).^2;



% Sliding window operation
for n = 1:length(FilterOut)-WindowLen

    % Compare each value in the window to the middle sample via s
    DataBuff = MagSqOut(n:n+WindowLen-1);
    MidSample = DataBuff(MidIdx);
    CompareOut = DataBuff - MidSample; % this is a vector


    % if all values in the result are negative and the middle sam
    % greater than a threshold, it is a local max
    if all(CompareOut <= 0) && (MidSample > threshold)
        peak_2 = MidSample;
        location_2 = n + (MidIdx-1);
    end
end
```

```
% Simulate model
sim('pulse_detector_v1')
```


```
% Correlation filter output
FilterOutSl = squeeze(logsout.getE
compareData(real(FilterOut),real(F
compareData(imag(FilterOut),imag(F
```



Stream input data using
"Signal From Workspace" block



Hardware Architectures: Design Using >300 HDL-Ready Blocks




Application-specific IP available for:


- DSP
- Wireless
- Linear Algebra
- AI/Deep Learning
- Video/Image Processing

Fixed-Point: Analyze Range and Precision


- Automatic range collection with overflow logging
- Maximize precision of chosen word lengths using simulation data



Fixed-Point: Automated Approach




Sometimes It's More Efficient to Generate Floating Point Hardware



HDL Coder™ Native Floating Point

- Extensive math and trigonometric operator support
- Optimal implementations without sacrificing numerical accuracy
- Mix floating- and fixed-point operations
- Generate target-independent HDL



```


SIGNAL nfp_out_1_im_93 : std_logic_vector(31 DOWNTO 0); -- ufix32
SIGNAL nfp_out_1_im_94 : std_logic_vector(31 DOWNTO 0); -- ufix32
SIGNAL nfp_out_1_im_95 : std_logic_vector(31 DOWNTO 0); -- ufix32
SIGNAL nfp_out_1_im_96 : std_logic_vector(31 DOWNTO 0); -- ufix32
SIGNAL nfp_out_1_im_97 : std_logic_vector(31 DOWNTO 0); -- ufix32
SIGNAL nfp_out_1_im_98 : std_logic_vector(31 DOWNTO 0); -- ufix32
SIGNAL filter_out_re : std_logic_vector(31 DOWNTO 0); -- ufix32
SIGNAL filter_out_im : std_logic_vector(31 DOWNTO 0); -- ufix32
SIGNAL nfp_out_1_re_99 : std_logic_vector(17 DOWNTO 0); -- ufix18
SIGNAL nfp_out_1_im_99 : std_logic_vector(17 DOWNTO 0); -- ufix18
SIGNAL mag_sq_out : std_logic_vector(17 DOWNTO 0); -- ufix18
SIGNAL MidSample : std_logic_vector(17 DOWNTO 0); -- ufix18

```

	Fixed point	Floating point
LUTs	10k	25k
DSP slices	50	100
Development time	~1 week	~1 day


~2x more resources
~5x less development effort

Verify Implementation Decisions Against Golden Reference




Explore a Broad Range of Hardware Architectures

Automatically Set or Fully Control




Verify HDL/FPGA Implementation




HDL simulator support

- Siemens ModelSim® or Questa®
- Cadence® Xcelium™

- Reuse MATLAB/Simulink test environment
- Generate co-simulation infrastructure and handshaking
- Analyze both the design and test environment



Prototype and Debug on FPGA Hardware




- Options:
 - FPGA-in-the-loop with MATLAB/Simulink test environment
 - Deploy to FPGA with test point data capture
 - Interactively stimulate FPGA from MATLAB

Board support: see [mathworks.com/verify-hw](https://www.mathworks.com/verify-hw)

- Debug actual hardware implementation directly from MATLAB and Simulink

Generate Models for Production Verification Environment



Get Started Collaborating to Speed Innovation in FPGA/ASIC Hardware

- All roles contribute to high-level design and exploration
- Eliminate costly system-level bugs early
- Generate error-free target-independent HDL
- Re-use algorithm development to speed verification and debug

“ Simulink helps system architects and hardware designers communicate. It is like a shared language that enables us to exchange knowledge, ideas, and designs. ”

Marcel van Bakel
Philips Healthcare

