





Synthesizable RTL AXI Interfaces Synthesis scripts

# **MATLAB** and Simulink

# FPGA and SoC Development for Intel








Production


Noam Levine [title]



### Disconnected Workflows Limit Innovation

- Miscommunication
- Limited Exploration
- Manual, error-prone
- Cross-team iteration








# Collaborate to Innovate at a High-Level

Collaborate across teams to explore implementation options

Verify high-abstraction models in the system context

Generate production-quality HDL and verification models

Target and debug FPGA prototype boards






# General Approach: Use the Strengths of MATLAB and Simulink



- Large data sets
- Explore mathematics
- Control logic
- Data visualization






- Parallel architectures
- Timing
- Data type propagation
- Mixed-signal modeling



### **HDL Code Generation**

## Connect system/algorithm design to FPGA/ASIC hardware





Synthesizable RTL AXI Interfaces Synthesis scripts

- Generate readable, traceable Verilog/VHDL
  - Prototype: automatically target popular boards and kits
  - Production: generate IP core with AXI interfaces
- Quickly adapt to changes and re-generate
- Automatically convert to fixed-point or use native floating point
- Customize automatic optimizations and code settings
- Re-use for different targets, different project goals




# **Example: Pulse Detector**


Send Receive Detect















**HDL Coder Self-Guided Tutorial** 






### Achieve results with less manual effort

- Manual coding
- Simulink + HDL Coder

All numbers normalized to 1.0 for "Manual coding" Smaller numbers are better


### IFM Engineering

3D time-of-flight camera FPGA





### **Qualcomm India**

Wide-band chain from front-end receiver ASIC



**Decimation FIR filter ASIC** 





Automotive ECU ASIC

1.2

1.0

0.8

0.6


0.4

0.2

0.0

Area

Power



Area

Clock period



# Application-Specific Solutions Extend HDL Coder

Wireless: 5G, LTE, WLAN, Satcom

Wireless HDL Toolbox

Controls: Motor, power electronics,

battery management

HDL Coder / Embedded Coder /

Motor Control Blockset / SoC Blockset

Signal processing / Radar / LIDAR

**DSP HDL Toolbox** 


Vision: Automated driving, inspection,

surveillance, medical imaging

Vision HDL Toolbox

AI: deep learning, machine learning

Deep Learning HDL Toolbox






# Support for Intel Development Boards from HDL Product Family


- HDL Coder
  - Intel Development Board Support from HDL Coder
  - Intel SoC FPGA Support from HDL Coder
- Embedded Coder Intel SoC FPGA Support from Embedded Coder
- HDL Verifier Intel FPGA Board Support from HDL Verifier
- SoC Blockset <u>Intel Support from SoC Blockset</u>
- Deep Learning HDL Toolbox <u>Intel FPGA and SoC Support from Deep</u> <u>Learning HDL Toolbox</u>







# Deep Learning HDL Toolbox: Prototype & Deploy DL Networks



### Deep Learning HDL Toolbox<sup>™</sup>

- Prototype network on FPGA
- Assess memory usage, latency, and accuracy
  - Adjust network and iterate
  - Quantize to fixed-point
- Generate customized deep learning processor HDL

...all from within MATLAB!









# Partition Hardware-Targeted Design, System Context, Testbench

# Algorithm Stimulus

# Hardware Algorithm

# Software Algorithm


**Analysis** 

#### Create input stimulus

```
function [ CorrFilter, RxSignal, RxFxPt ] = pulse detector stim
% Create pulse to detect
rng('default');
PulseLen = 64;
theta = rand(PulseLen,1);
pulse = exp(1i*2*pi*theta);
% Insert pulse to Tx signal
rng('shuffle');
TxLen = 5000;
PulseLoc = randi(TxLen-PulseLen*2);
TxSignal = complex(zeros(TxLen,1));
TxSignal(PulseLoc:PulseLoc+PulseLen-1) = pulse;
% Create Rx signal by adding noise
Noise = complex(randn(TxLen,1),randn(TxLen,1));
RxSignal = TxSignal + Noise;
% Scale Rx signal to +/- one
scale1 = max(Labs(real(RxSignal)): abs(imag(RxSignal)))).
```

#### MATLAB golden reference

```
% Create matched filter coefficients
CorrFilter = conj(flip(pulse))/PulseLen;
% Correlate Rx signal against matched filter
FilterOut = filter(CorrFilter,1,RxSignal);
% Find peak magnitude & location
[peak, location] = max(abs(FilterOut));
```






# Streaming Algorithms: MATLAB or Simulink...or Both


#### Hardware friendly implementation of peak finder


Instead of calculating the maximum value of the entire frame, we look for a local peak within a sliding window of the last 11 samples using the following criteria:

- . The middle sample is the largest
- . The middle sample is greater than a pre-defined threshold


```
WindowLen = 11;
MidIdx = ceil(WindowLen/2);
threshold = 0.03;
% Compute magnitude squared to avoid sqrt operation
MagSqOut = abs(FilterOut).^2;
% Sliding window operation
for n = 1:length(FilterOut)-WindowLen
    % Compare each value in the window to the middle sample via s
    DataBuff = MagSqOut(n:n+WindowLen-1);
   MidSample = DataBuff(MidIdx);
    CompareOut = DataBuff - MidSample; % this is a vector
   % if all values in the result are negative and the middle sam
   % greater than a threshold, it is a local max
    if all(CompareOut <= 0) && (MidSample > threshold)
        peak 2 = MidSample;
        location 2 = n + (MidIdx-1);
```








% Correlation filter output
FilterOutSL = squeeze(logsout.getE
compareData(real(FilterOut),real(F
compareData(imag(FilterOut),imag(F





# Hardware Architectures: Design Using >300 HDL-Ready Blocks




Al/Deep Learning

Video/Image Processing




# Fixed-Point: Analyze Range and Precision

- Automatic range collection with overflow logging
- Maximize precision of chosen word lengths using simulation data






# Fixed-Point: Automated Approach






# Sometimes It's More Efficient to Generate Floating Point Hardware



### **HDL Coder**<sup>™</sup> Native Floating Point

- Extensive math and trigonometric operator support
- Optimal implementations without sacrificing numerical accuracy
- Mix floating- and fixed-point operations
- Generate target-independent HDL






~2x more resources

~5x less development effort




# Verify Implementation Decisions Against Golden Reference





# Explore a Broad Range of Hardware Architectures


**Automatically Set or Fully Control** 



Area(# LUTs, RAMs, DSPs)



# Verify HDL/FPGA Implementation




100840 ns

86805 ns

Cursor 1




# Prototype and Debug on FPGA Hardware



- Deploy to FPGA with test point data capture
- Interactively stimulate FPGA from MATLAB
- Debug actual hardware implementation directly from MATLAB and Simulink



# Generate Models for Production Verification Environment





# Get Started Collaborating to Speed Innovation in FPGA/ASIC Hardware

- All roles contribute to high-level design and exploration
- Eliminate costly system-level bugs early
- Generate error-free target-independent HDL
- Re-use algorithm development to speed verification and debug

Simulink helps system architects and hardware designers communicate. It is like a shared language that enables us to exchange knowledge, ideas, and designs.

Marcel van Bakel Philips Healthcare

