

MT9M021/MT9M031: Register Reference

MT9M021/MT9M031 Registers

For more information, refer to the data sheet on Aptina's Web site: www.aptina.com

MT9M021/MT9M031 Register Reference



MT9M021/MT9M031: Register Reference Table of Contents

Table of Contents

Introduction	4
Conventions and Notations	
Register Address Space	
Register Notation	
Register Aliases	
Bit Fields	
Bit Field Aliases	
Byte Ordering	
Address Alignment	
Bit Representation	
Data Format	
Register Behavior	6
Double-Buffered Registers	6
Bad Frames	
Register Summary Tables	
Manufacturer-Specific Registers	
Detailed Register Descriptions	12
Manufacturer-Specific Registers	
Revision History	



MT9M021/MT9M031: Register Reference List of Tables

List of Tables

Table 1:	Address Space Regions	4
Table 2:	Data Formats	5
	Manufacturer-Specific Register List	
	Manufacturer-Specific Register Descriptions	



MT9M021/MT9M031: Register Reference Introduction

Introduction

This register reference is provided for engineers who are designing cameras that use the MT9M021/MT9M031.

Conventions and Notations

This document follows the conventions and notations described below.

- · Hexadecimal numbers have a 0x prefix
- Binary numbers have 0b prefix Example: 0b1010 = 0xA

Register Address Space

The MT9M021/MT9M031 provides a 16-bit register address space accessed through a serial interface. Each register location is 8 or 16 bits in size.

The address space is divided into the five major regions shown in Table 1.

Table 1: Address Space Regions

Address Range	Description
0x0000-0x0FFF	Reserved
0x1000-0x1FFF	Reserved
0x2000-0x2FFF	Reserved
0x3000-0x3FFF	Manufacturer-specific registers (read-only and read-write dynamic registers)
0x4000-0xFFFF	Reserved (undefined)

Register Notation

The underlying mechanism for reading and writing registers provides byte write capability. However, it is convenient to consider some registers as multiple adjacent bytes. The MT9M021/MT9M031uses 8-bit, 16-bit, and 32-bit registers, all implemented as 1 or more bytes at naturally aligned, contiguous locations in the address space.

In this document, registers are described either by address or by name. When registers are described by address, the size of the registers is explicit. For example, R0x3024 is an 8-bit register at address 0x3024, and R0x3000–1 is a 16-bit register at address 0x3000–0x3001. When registers are described by name, the size of the register is implicit. It is necessary to refer to the register table to determine that model_id is a 16-bit register.

Register Aliases

A consequence of the internal architecture of the MT9M021/MT9M031 is that some registers are decoded at multiple addresses. Some registers in "configuration space" are also decoded in "manufacturer-specific space." To provide unique names for all registers, the name of the register within manufacturer-specific register space has a trailing underscore. For example, R0x0000–1 is model_id, and R0x3000–1 is model_id_. The effect of reading or writing a register through any of its aliases is identical.



MT9M021/MT9M031: Register Reference Introduction

Bit Fields

Some registers provide control of several different pieces of related functionality, and this makes it necessary to refer to bit fields within registers. As an example of the notation used for this, the least significant 4 bits of the model_id register are referred to as model id[3:0] or R0x0000–1[3:0].

Bit Field Aliases

In addition to the register aliases described above, some register fields are aliased in multiple places. For example, R0x0100 (mode_select) only has one operational bit, R0x0100[0]. This bit is aliased to R0x301A–B[2]. The effect of reading or writing a bit field through any of its aliases is identical.

Byte Ordering

Registers that occupy more than 1 byte of address space are shown with the lowest address in the highest-order byte lane to match the byte-ordering on the bus. For example, the model_id register is R0x0000–1. In the register table the default value is shown as 0x2600. This means that a READ from address 0x0000 would return 0x26, and a READ from address 0x0001 would return 0x00. When reading this register as two 8-bit transfers on the serial interface, the 0x26 will appear on the serial interface first, followed by the 0x00.

Address Alignment

All register addresses are aligned naturally. Registers that occupy two bytes of address space are aligned to even 16-bit addresses, and registers that occupy four bytes of address space are aligned to 16-bit addresses that are an integer multiple of 4.

Bit Representation

For clarity, 32-bit hex numbers are shown with an underscore between the upper and lower 16 bits. For example: 0x3000_01AB.

Data Format

Most registers represent an unsigned binary value or set of bit fields. For all other register formats, the format is stated explicitly at the start of the register description. The notation for these formats is shown in Table 2.

Table 2: Data Formats

Name	Description
FIX16	Signed fixed-point, 16-bit number: two's complement number, 8 fractional bits. Examples: $0x0100 = 1.0, 0x8000 = -128, 0xFFFF = -0.0039065$
UFIX16	Unsigned fixed-point, 16-bit number: 8.8 format. Examples: 0x0100 = 1.0, 0x280 = 2.5
FLP32	Signed floating-point, 32-bit number: IEEE 754 format. Example: 0x4280_0000 = 64.0



MT9M021/MT9M031: Register Reference Register Behavior

Register Behavior

Registers vary from "read-only," "read/write," and "read, write-1-to-clear."

Double-Buffered Registers

Some sensor settings cannot be changed during frame readout. For example, changing x_addr_start partway through frame readout would result in inconsistent row lengths within a frame. To avoid this, the MT9M021/MT9M031 double-buffers many registers by implementing a "pending" and a "live" version. READs and WRITEs access the pending register; the live register controls the sensor operation.

The value in the pending register is transferred to a live register at a fixed point in the frame timing, called frame start. Frame start is defined as the point at which the first dark row is read out internally to the sensor. In the register tables the "Buffering" column shows which registers or register fields are single- or double-buffered

Bad Frames

A bad frame is a frame where all rows do not have the same integration time or where offsets to the pixel values have changed during the frame.

Many changes to the sensor register settings can cause a bad frame. For example, when line_length_pck is changed, the new register value does not affect sensor behavior until the next frame start. However, the frame that would be read out at that frame start will have been integrated using the old row width, so reading it out using the new row width would result in a frame with an incorrect integration time.

By default, bad frames are not masked. If the masked bad frame option is enabled, both LV and FV are inhibited for these frames so that the vertical blanking time between frames is extended by the frame time.

In the register tables, the "Bad Frame" column shows where changing a register or register field will cause a bad frame. This notation is used:

N—No. Changing the register value will not produce a bad frame.

Y—Yes. Changing the register value might produce a bad frame.

YM—Yes; but the bad frame will be masked out when mask_corrupted_frames (R0x0105) is set to "1."



Register Summary Tables

Note: Green1 to corresponds to greenR; green2 corresponds to greenB.

Caution Writing and changing the value of a reserved register (word or bit) puts the device in an

unknown state and may damage the device.

Manufacturer-Specific Registers

Table 3: Manufacturer-Specific Register List

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

Register Dec(Hex)	er x) Name		Default Value Dec(Hex)
R12288 (R0x3000)	chip_version_reg	dddd dddd dddd dddd	9217 (0x2401)
R12290 (R0x3002)	y_addr_start	0000 00dd dddd dddd	4 (0x0004)
R12292 (R0x3004)	x_addr_start	0000 0ddd dddd dddd	2 (0x0002)
R12294 (R0x3006)	y_addr_end	0000 00dd dddd dddd	963 (0x03C3)
R12296 (R0x3008)	x_addr_end	0000 0ddd dddd dddd	1281 (0x0501)
R12298 (R0x300A)	frame_length_lines	dddd dddd dddd dddd	990 (0x03DE)
R12300 (R0x300C)	line_length_pck	dddd dddd dddd ddd0	1650 (0x0672)
R12302 (R0x300E)	revision_number	dddd dddd	34 (0x22)
R12304 (R0x3010)	lock_control	dddd dddd dddd dddd	48879 (0xBEEF)
R12306 (R0x3012)	coarse_integration_time	dddd dddd dddd dddd	16 (0x0010)
R12308 (R0x3014)	fine_integration_time	dddd dddd dddd dddd	0 (0x0000)
R12310 (R0x3016)	coarse_integration_time_cb	dddd dddd dddd dddd	16 (0x0010)
R12312 (R0x3018)	fine_integration_time_cb	dddd dddd dddd dddd	0 (0x0000)
R12314 (R0x301A)	reset_register	d00d dddd dddd dddd	216 (0x00D8)
R12318 (R0x301E)	data_pedestal	0000 dddd dddd dddd	300 (0x012C)
R12326 (R0x3026)	gpi_status	0000 0000 0000 ????	0 (0x0000)
R12328 (R0x3028)	row_speed	0000 0000 0ddd 0000	16 (0x0010)
R12330 (R0x302A)	vt_pix_clk_div	0000 0000 dddd dddd	6 (0x0006)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12332 (R0x302C)	vt_sys_clk_div	0000 0000 000d dddd	1 (0x0001)
R12334 (R0x302E)	pre_pll_clk_div	0000 0000 00dd dddd	2 (0x0002)
R12336 (R0x3030)	pll_multiplier	0000 0000 dddd dddd	44 (0x002C)
R12338 (R0x3032)	digital_binning	0000 0000 00dd 00dd	0 (0x0000)
R12346 (R0x303A)	frame_count	dddd dddd dddd dddd	0 (0x0000)
R12348 (R0x303C)	frame_status	0000 0000 0000 00??	0 (0x0000)
R12352 (R0x3040)	read_mode	dd00 0000 0000 0000	0 (0x0000)
R12356 (R0x3044)	dark_control	000d ddd0 d000 dd00	1028 (0x0404)
R12358 (R0x3046)	flash	??00 000d d000 0000	0 (0x0000)
R12374 (R0x3056)	green1_gain	0000 0000 dddd dddd	32 (0x0020)
R12376 (R0x3058)	blue_gain	0000 0000 dddd dddd	32 (0x0020)
R12378 (R0x305A)	red_gain	0000 0000 dddd dddd	32 (0x0020)
R12380 (R0x305C)	green2_gain	0000 0000 dddd dddd	32 (0x0020)
R12382 (R0x305E)	global_gain	0000 0000 dddd dddd	32 (0x0020)
R12388 (R0x3064)	embedded_data_ctrl	000d dddd d0d0 dddd	6530 (0x1982)
R12398 (R0x306E)	datapath_select	dddd dd0d 000d 00dd	36864 (0x9000)
R12400 (R0x3070)	test_pattern_mode	0000 0000 0000 0ddd	0 (0x0000)
R12402 (R0x3072)	test_data_red	0000 dddd dddd dddd	0 (0x0000)
R12404 (R0x3074)	test_data_greenr	0000 dddd dddd dddd	0 (0x0000)
R12406 (R0x3076)	test_data_blue	0000 dddd dddd dddd	0 (0x0000)
R12408 (R0x3078)	test_data_greenb	0000 dddd dddd dddd	0 (0x0000)
R12410 (R0x307A)	test_raw_mode	0000 0000 0000 00dd	0 (0x0000)
R12422 (R0x3086)	seq_data_port	dddd dddd dddd	0 (0x0000)
R12424 (R0x3088)	seq_ctrl_port	?d00 000d dddd dddd	49152 (0xC000)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12426 (R0x308A)	x_addr_start_cb	0000 Oddd dddd dddd	2 (0x0002)
	4444	0000 0011 1111 1111	4
R12428 (R0x308C)	y_addr_start_cb	0000 00dd dddd dddd	4 (0x0004)
R12430	x_addr_end_cb	0000 0ddd dddd dddd	1281
(R0x308E)	<u> </u>		(0x0501)
R12432	y_addr_end_cb	0000 00dd dddd dddd	963
(R0x3090)			(0x03C3)
R12448	x_even_inc	0000 0000 0000 000?	1
(R0x30A0)			(0x0001)
R12450	x_odd_inc	b000 0000 0000 0000	1
(R0x30A2)			(0x0001)
R12452	y_even_inc	0000 0000 0000 000?	1
(R0x30A4)			(0x0001)
R12454	y_odd_inc	0000 0000 0ddd dddd	. 1
(R0x30A6)			(0x0001)
R12456	y_odd_inc_cb	0000 0000 0ddd dddd	63
(R0x30A8)			(0x003F)
R12458	frame_length_lines_cb	dddd dddd dddd dddd	90
(R0x30AA)			(0x005A)
R12460	frame_exposure	???? ???? ????	16
(R0x30AC)			(0x0010)
R12464	digital_test	dddd dddd dddd 0000	128
(R0x30B0)			(0x0080)
R12466	tempsens_data	0000 00dd dddd dddd	0
(R0x30B2)			(0x0000)
R12468	tempsens_ctrl	0000 0000 00dd dddd	0
(R0x30B4)		2000 2000 1111 1111	(0x0000)
R12476	green1_gain_cb	0000 0000 dddd dddd	32
(R0x30BC)	II	2000 2000 1111 1111	(0x0020)
R12478 (R0x30BE)	blue_gain_cb	0000 0000 dddd dddd	32 (0x0020)
R12480	red gain cb	0000 0000 dddd dddd	32
(R0x30C0)	red_gain_eb	0000 0000 aaaa aaaa	(0x0020)
R12482	green2_gain_cb	0000 0000 dddd dddd	32
(R0x30C2)	8. serie_8es		(0x0020)
R12484	global gain cb	0000 0000 dddd dddd	32
(R0x30C4)	0····_ 		(0x0020)
R12486	tempsens calib1	dddd dddd dddd dddd	291
(R0x30C6)	1		(0x0123)
R12488	tempsens calib2	dddd dddd dddd dddd	17767
(R0x30C8)	· -		(0x4567)
R12490	tempsens_calib3	dddd dddd dddd dddd	35243
(R0x30CA)	· -		(0x89AB)
R12492	tempsens_calib4	dddd dddd dddd dddd	52719
(R0x30CC)			(0xCDEF)
R12500	column_correction	ddd0 0000 0000 dddd	57351
(R0x30D4)			(0xE007)




Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12544	ae_ctrl_reg	0000 0000 0ddd dddd	0
(R0x3100)			(0x0000)
R12546	ae_luma_target_reg	dddd dddd dddd dddd	1280
(R0x3102)			(0x0500)
R12552	ae_min_ev_step_reg	dddd dddd dddd dddd	112
(R0x3108)			(0x0070)
R12554	ae_max_ev_step_reg	dddd dddd dddd dddd	8
(R0x310A)	1_ 0		(0x0008)
R12556	ae_damp_offset_reg	dddd dddd dddd dddd	512
(R0x310C)	_ 1 0		(0x0200)
R12558	ae_damp_gain_reg	dddd dddd dddd dddd	8192
(R0x310E)			(0x2000)
R12560	ae damp max reg	dddd dddd dddd dddd	320
(R0x3110)	as_aabaxs8		(0x0140)
R12572	ae_max_exposure_reg	dddd dddd dddd dddd	672
(R0x311C)	ac_max_exposure_reg		(0x02A0)
R12574	ae min exposure reg	dddd dddd dddd dddd	1
(R0x311E)	ac_mm_exposure_reg	dada dada dada dada	(0x0001)
R12580	ae dark cur thresh reg	dddd dddd dddd dddd	32767
(R0x3124)	ae_dark_cdi_tillesii_leg	dada dada dada dada	(0x7FFF)
R12586	an current gains	0000 00?? ???? ????	32
(R0x312A)	ae_current_gains	0000 0011 1111 1111	(0x0020)
R12608	as well western affect	0000 0ddd dddd ddd0	0
	ae_roi_x_start_offset	0000 oada adad adao	(0x0000)
(R0x3140)		0000 00 11 11 11 11 10	0
R12610	ae_roi_y_start_offset	0000 00dd dddd ddd0	(0x0000)
(R0x3142)		000001111111111	
R12612	ae_roi_x_size	0000 0ddd dddd ddd0	1280
(R0x3144)		000000111111111	(0x0500)
R12614	ae_roi_y_size	0000 00dd dddd ddd0	960
(R0x3146)		2222 2222 2222	(0x03C0)
R12626	ae_mean_l	???? ???? ????	0
(R0x3152)			(0x0000)
R12644	ae_coarse_integration_time	????? ????? ?????	0
(R0x3164)			(0x0000)
R12646	ae_ag_exposure_hi	dddd dddd dddd dddd	986
(R0x3166)			(0x03DA)
R12648	ae_ag_exposure_lo	dddd dddd dddd dddd	419
(R0x3168)			(0x01A3)
R12680	delta_dk_level	???? ???? ????	0
(R0x3188)			(0x0000)
R12736	hispi_timing	Oddd dddd dddd dddd	0
(R0x31C0)			(0x0000)
R12742	hispi_control_status	??00 00dd dddd dd00	32768
(R0x31C6)			(0x8000)
R12744	hispi_crc_0	???? ???? ????	65535
(R0x31C8)			(0xFFFF)
R12746	hispi_crc_1	???? ???? ????	65535
(R0x31CA)			(0xFFFF)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12748	hispi_crc_2	???? ???? ???? ????	65535
(R0x31CC)			(0xFFFF)
R12750	hispi_crc_3	???? ???? ????	65535
(R0x31CE)			(0xFFFF)
R12754	stat_frame_id	dddd dddd dddd dddd	0
(R0x31D2)			(0x0000)
R12758	i2c_wrt_checksum	dddd dddd dddd dddd	65535
(R0x31D6)			(0xFFFF)
R12776	horizontal_cursor_position	0000 00dd dddd dddd	0
(R0x31E8)			(0x0000)
R12778	vertical_cursor_position	0000 0ddd dddd dddd	0
(R0x31EA)			(0x0000)
R12780	horizontal_cursor_width	0000 00dd dddd dddd	0
(ROx31EC)			(0x0000)
R12782	vertical_cursor_width	0000 0ddd dddd dddd	0
(ROx31EE)			(0x0000)
R12796	i2c_ids	dddd dddd dddd dddd	12320
(R0x31FC)			(0x3020)





Detailed Register Descriptions

Manufacturer-Specific Registers

Table 4: Manufacturer-Specific Register Descriptions

R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked); S (Single Buffered); D (Double Buffered)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering
12288	15:0	0x2401	chip_version_reg (R/W)	N	N	
R0x3000	Model	ID. Read-only.	Can be made read/write by clearing R0x301A[3].	•	•	
12290	15:0	0x0004	y_addr_start (R/W)	Y	YM	D
R0x3002			e pixels to be read out (not counting any dark rows that may be read e starting Y value.	l). To move	e the imag	ge window,
12292	15:0	0x0002	x_addr_start (R/W)	Y	N	D
R0x3004			sible pixels to be read out (not counting any dark columns that may ster to the starting X value.	be read).	Γο move t	he image
12294	15:0	0x03C3	y_addr_end (R/W)	Υ	YM	D
R0x3006	The las	t row of visibl	e pixels to be read out.			
12296	15:0	0x0501	x_addr_end (R/W)	Υ	N	D
R0x3008	The las	t column of vi	sible pixels to be read out.			
12298	15:0	0x03DE	frame_length_lines (R/W)	Y	YM	D
	Delta d Extra r Image	lark rows. Defa eset. 4 rows (2 data (y_addr_	ied) rows. Default 8. ault 6. used for embedded data when enabled), end - y_addr_start +1) used for embedded stats data when enabled).			
12300	15:0	0x0672	line_length_pck (R/W)	Υ	YM	S
R0x300C	The nu	mber of pixel	clock periods in one line (row) time. This includes visible pixels and h rted value is 0x0672.			
12302 R0x300E	7:0	0x22	revision_number (R/W) The upper four bits represent silicon revision, the lower four bits indicate OTPM version.	N	N	
12304	15:0	0xBEEF	lock control (R/W)	N	N	
R0x3010		gictor protecto	the mirror mode select (register read mode).			
12306	standb	set to value 0x by status. Setti	BEEF, the horizontal mirror and vertical flip modes can be changed in ing to a value of 0xBEAF will lock only the horizontal mirror mode what vertical flip modes while streaming.			
12306 R0x3012	standb horizo 15:0	set to value 0x by status. Setti ntal mirror and 0x0010	BEEF, the horizontal mirror and vertical flip modes can be changed in ing to a value of 0xBEAF will lock only the horizontal mirror mode what vertical flip modes while streaming. coarse_integration_time (R/W)	ile in stan	dby, or wi	II lock both
R0x3012	standb horizo 15:0 Integra	set to value 0x by status. Setti ntal mirror and 0x0010 ation time spe	BEEF, the horizontal mirror and vertical flip modes can be changed in ng to a value of 0xBEAF will lock only the horizontal mirror mode who d vertical flip modes while streaming. coarse_integration_time (R/W) cified in multiples of line_length_pck	ile in stan	dby, or wi	II lock both
	standb horizo 15:0 Integra 15:0 The fir	set to value 0x by status. Setti ntal mirror and 0x0010 ation time spec	BEEF, the horizontal mirror and vertical flip modes can be changed in g to a value of 0xBEAF will lock only the horizontal mirror mode when the vertical flip modes while streaming. coarse_integration_time (R/W) cified in multiples of line_length_pck fine_integration_time (R/W) time increases the integration time.	ile in stan	dby, or wi	II lock both
R0x3012 12308	standb horizo 15:0 Integra 15:0 The fir	set to value 0x by status. Setti ntal mirror and 0x0010 ation time spec 0x0000 ue integration	BEEF, the horizontal mirror and vertical flip modes can be changed in g to a value of 0xBEAF will lock only the horizontal mirror mode when the vertical flip modes while streaming. coarse_integration_time (R/W) cified in multiples of line_length_pck fine_integration_time (R/W) time increases the integration time.	ile in stan	dby, or wi	II lock both
R0x3012 12308 R0x3014	standb horizo 15:0 Integra 15:0 The fir The res	set to value 0x by status. Setti intal mirror and 0x0010 ation time spec 0x0000 be integration is 1 pi 0x0010	BEEF, the horizontal mirror and vertical flip modes can be changed in to a value of 0xBEAF will lock only the horizontal mirror mode when the vertical flip modes while streaming. coarse_integration_time (R/W)	ile in stan	dby, or wi	II lock both S D
R0x3012 12308 R0x3014 12310	standb horizo 15:0 Integra 15:0 The fir The res	set to value 0x by status. Setti intal mirror and 0x0010 ation time spec 0x0000 be integration is 1 pi 0x0010	BEEF, the horizontal mirror and vertical flip modes can be changed in to a value of 0xBEAF will lock only the horizontal mirror mode when the vertical flip modes while streaming. coarse_integration_time (R/W) cified in multiples of line_length_pck fine_integration_time (R/W) time increases the integration time. xel clock time.	ile in stan	dby, or wi	II lock both S D



Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering
12314	15:0	0x00D8	reset_register (R/W)	N	Υ	
R0x301A	15	0x0000	grouped_parameter_hold Must be set to 0.	N	N	
	14:13	Х	Reserved			
	12	0x0000	smia_serialiser_dis This bit disables the serial (HISPI) interface	N	N	
	11	0x0000	forced_pll_on When set, forces the PLL on, no matter sensor state.	N	N	
	10	0x0000	restart_bad 1: A restart is forced any time a bad frame is detected. This can shorten the delay when waiting for a good frame, since the delay for masking out a bad frame will be the integration time rather than the full-frame time.	N	N	
	9	0x0000	mask_bad 0: The sensor will produce bad (corrupted) frames as a result of some register changes. 1: Bad (corrupted) frames are masked within the sensor by extending the vertical blanking time for the duration of the bad frame.	N	N	
	8	0x0000	gpi_en 0: The primary input buffers associated with the OUTPUT_ENABLE_N, TRIGGER and STANDBY inputs are powered down and cannot be used. 1: The input buffers are enabled and can be read through R0x3026.	N	N	
	7	0x0001	parallel_en 0: The parallel data interface (DOUT[9:0], LINE_VALID, FRAME_VALID, and PIXCLK) is disabled and the outputs are placed in a high-impedance state. 1: The parallel data interface is enabled. The output signals can be switched between a driven and a high-impedance state using output-enable control.	N	N	
	6	0x0001	drive_pins 0: The parallel data interface (DOUT[9:0], LINE_VALID, FRAME_VALID, and PIXCLK) may enter a high-impedance state (depending upon the configuration of R0x3026). 1: The parallel data interface is driven. This bit is "do not care" unless bit[7]=1.	N	N	
	5	Х	Reserved			
	4	0x0001	stdby_eof 0: Transition to standby is synchronized to the end of a sensor row readout (held-off until LINE_VALID has fallen). 1: Transition to standby is synchronized to the end of a frame.	N	Y	
	3	0x0001	lock_reg Many parameter limitation registers that are specified as read-only are actually implemented as read/write registers. Clearing this bit allows such registers to be written.	N	N	



Table 4: Manufacturer-Specific Register Descriptions (continued)

R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked); S (Single Buffered); D (Double Buffered)

		Default	Name	Sync'd	Frame	Buffering
	2	0x0000	stream Setting this bit places the sensor in streaming mode. Clearing this bit places the sensor in a low power mode. The result of clearing this bit depends upon the operating mode of the sensor. Entry and exit from streaming mode can also be controlled from the signal interface.	Υ	N	
	1	0x0000	restart This bit always reads as 0. Setting this bit causes the sensor to truncate the current frame at the end of the current row and start resetting (integrating) the first row. The delay before the first valid frame is read out is equal to the integration time.	N	Y	
	0	0x0000	reset This bit always reads as 0. Setting this bit initiates a reset sequence: the frame being generated will be truncated.	N	Υ	
	Contro	ls the operation	on of the sensor. For details see the bit field descriptions.			
12318	15:0	0x012C	data_pedestal (R/W)	N	Υ	
R0x301E	Consta	nt offset that	is added to pixel values at the end of datapath (after all corrections).			
12326	15:0	0x0000	gpi_status (RO)	N	N	
R0x3026	15:4	Х	Reserved			
	3	RO	standby Read-only. Return the current state of the STANDBY input pin. Invalid if R0x301A[8]=0.	N	N	
	2	RO	trigger Read-only. Return the current state of the TRIGGER input pin. Invalid if R0x301A[8]=0.	N	N	
	1	RO	oe_n Read-only. Return the current state of the OUTPUT_ENABLE_N input pin. Invalid if R0x301A[8]=0.	N	N	
	0	RO	saddr Read-only. Return the current state of the pin SADDR input pin. Invalid if R0x301A[8]=0.	N	N	
	STAND		f the input pins: R(2), OUTPUT_ENABLE_N(1).			
12328	15:0	0x0010	row_speed (R/W)	N	N	
R0x3028	2 sets (a) 000,	of values are v 010, 100, 110 011, 101, 111	ster define the phase of the output pixclk. alid: => 0 delay (rising edge of PIXCLK coincides Dout change). .=> 1/2 clk delay (falling edge of pixclk coincides Dout change).			
12330	15:0	0x0006	vt_pix_clk_div (R/W)	N	N	
R0x302A			serial output clock and sensor operation clock (P2 clock divider in PLL).			
12332	15:0	0x0001	vt_sys_clk_div (R/W)	N	N	
R0x302C			VCO clk and the serial output clock (P1 divider in PLL).	ı	T	1
12334	15:0	0x0002	pre_pll_clk_div (R/W)	N	N	
R0x302E		ng to the PLL o	documentation: shows the n value.	1	1	1
12336	15:0		pll multiplier (R/W)	N	N	1



MT9M021/MT9M031: Register Reference Detailed Register Descriptions

Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering
12338	15:0	0x0000	digital_binning (R/W)	N	N	
R0x3032	15:6	Х	Reserved			
	5:4	0x0000	digital_binning_cb DIGITAL_BINNING for context B 00: No binning 01: Horizontal only binning 10: Horizontal and Vertical binning	N	N	
	3:2	Х	Reserved			
	1:0	0x0000	digital_binning_ca DIGITAL_BINNING for context A 00: No binning 01: Horizontal only binning 10: Horizontal and Vertical binning	N	N	
12346	15:0	0x0000	frame_count (R/W)	N	N	
R0x303A	Counts	the number of	of output frames. At the startup is initialized to 0xffff.			
12348	15:0	0x0000	frame_status (RO)	N	N	
R0x303C	15:2	Х	Reserved			
	1	RO	standby_status This bit indicates whether the sensor is in standby state. Can be polled after standby is entered to see when the real low-power state is entered; which can happen at the end of row or frame depending on bit R0x301A[4].	N	N	
	0	RO	framesync Set on register write and reset on frame synchronization. Acts as debug flag to verify that register writes completed before last frame synchronization.	N	N	
12352	15:0	0x0000	read_mode (R/W)	Υ	YM	
R0x3040	15	0x0000	vert_flip 0: Normal readout 1: Readout is flipped (mirrored) vertically so that the row specified by y_addr_end_ is read out of the sensor first. Setting this bit will change the Bayer pixel order.	Υ	YM	D
	13:0	0x0000	horiz_mirror 0: Normal readout 1: Readout is mirrored horizontally so that the column specified by x_addr_end_ is read out of the sensor first. Setting this bit will change the Bayer pixel order. Reserved	Y	YM	D



Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering
12356	15:0	0x0404	dark_control (R/W)	N	N	
R0x3044	15:13	Χ	Reserved			
	12	0x0000	show_colcorr_rows When set, the column correction and delta dark rows are included in the frame valid and are output from the chip. The order of lines in frame valid will be: col_corr, delta dark, embedded data, image data,. No correction will be applied to the data.	N	N	
	11	0x0000	show_dark_extra_rows When set, the delta dark rows (including the guard/extra rows) will be included in frame valid and output. The order of rows will be: delta dark rows, embedded data, image data,. No correction will be applied to the data.	N	N	
	10	0x0001	row_noise_correction_en 0: Row-noise cancellation algorithm is disabled 1: Row-noise cancellation algorithm is enabled.	N	N	
	9	0x0000	show_dark_cols When set, the row noise correction columns (tied pixels) will be added to line valid and output. No correction will be applied to the data.	N	N	
	8:0	Х	Reserved			
12358	15:0	0x0000	flash (R/W)	Υ	Υ	
R0x3046	15	RO	strobe Reflects the current state of the FLASH output signal. Read-only.	N	N	
	14	RO	triggered Indicates that the FLASH output signal was asserted for the current frame. Read-only.	N	N	
	13:9	Χ	Reserved			
	8	0x0000	en_flash Enables LED flash. The flash is asserted with the start integration. The flash is de-asserted when the integration is complete.	Υ	Υ	S
	7	0x0000	invert_flash Invert flash output signal. When set, the FLASH output signal will be active low.	N	N	
	6:0	Х	Reserved			
12374	15:0	0x0020	green1_gain (R/W)	Υ	N	D
R0x3056	Digital	gain for greer	n1 (Gr) pixels, in format of xxx.yyyyy.			
12376	15:0	0x0020	blue_gain (R/W)	Υ	N	D
R0x3058	Digital	gain for Blue	pixels, in format of xxx.yyyyy.			
12378	15:0	0x0020	red_gain (R/W)	Υ	N	D
R0x305A	Digital	gain for Red p	pixels, in format of xxx.yyyyy.	•	•	•
12380	15:0	0x0020	green2_gain (R/W)	Υ	N	D
R0x305C	Digital	gain for greer	n2 (Gb) pixels in format of xxx.yyyyy.			•
12382	15:0	0x0020	global gain (R/W)	Υ	N	D
12382 R0x305E	\A/witing	an gain to this	s register is equivalent to writing that code to each of the 4 color-speci	fic gain r	ogistors F	loading fr



Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering
12388	15:0	0x1982	embedded_data_ctrl (R/W)	N	N	
R0x3064	15:13	Χ	Reserved			
	12	Χ	Reserved			
	11:10	Χ	Reserved			
	9	Χ	Reserved			
	8	0x0001	embedded_data 0: Frames out of the sensor exclude the embedded data. 1: Frames out of the sensor include 2 rows of embedded data. This register field should only be changed while the sensor is in software standby.	N	N	
	7	0x0001	embedded_stats_en Enables two rows of statistical data (used by external auto- exposure), after the transmission image data. Cannot be enabled unless EMBEDDED_DATA_EN is enabled.	N	Y	
	6:4	Х	Reserved			
	3:0	Χ	Reserved			
12398	15:0	0x9000	datapath_select (R/W)	N	N	
R0x306E	15:13	0x0004	slew_rate_ctrl_parallel Selects the slew (edge) rate for the Do∪T[9:0], FRAME_VALID, LINE_VALID and FLASH outputs. Only affects FLASH outputs when parallel data output is disabled. The value 7 results in the fastest edge rates on these signals. Slowing down the edge rate can reduce ringing and electromagnetic emissions.	N	N	
	12:10	0x0004	slew_rate_ctrl_pixclk Selects the slew (edge) rate for the PIXCLK output. Has no effect when parallel data output is disabled. The value 7 results in the fastest edge rates on this signal. Slowing down the edge rate can reduce ringing and electromagnetic emissions.	N	N	
	9	Х	Reserved			
	8	0x0000	postscaler_data_sel 0: Statistics data are generated from pixel data before scaler. 1: Statistics data are generated from pixel data after scaler.	N	N	
	7:5	Χ	Reserved			
	4	0x0000	true_bayer Enables true Bayer scaling mode.	N	N	
	3:2	Х	Reserved			
	1:0	0x0000	special_line_valid 00: Normal behavior of LINE_VALID 01: LINE_VALID is driven continuously (continue generating LINE_VALID during vertical blanking) 10: LINE_VALID is driven continuously as LINE_VALID XOR FRAME_VALID	N	N	
12400	15:0	0x0000	test_pattern_mode (R/W)	N	Υ	
R0x3070	1: Solid 2: 100% 3: Fade 256: W	color test pa 6 color bar tes to gray color				



Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering
12402	15:0	0x0000	test_data_red (R/W)	N	Υ	
R0x3072	The val	ue for red pix	els in the Bayer data used for the solid color test pattern and the test	cursors.		
12404	15:0	0x0000	test_data_greenr (R/W)	N	Υ	
R0x3074	The val	ue for green p	oixels in red/green rows of the Bayer data used for the solid color test	pattern a	nd the te	st cursors.
12406	15:0	0x0000	test_data_blue (R/W)	N	Υ	
R0x3076	The val		xels in the Bayer data used for the solid color test pattern and the test	cursors.		
12408	15:0	0x0000	test_data_greenb (R/W)	N	Υ	
R0x3078	The val	ue for green p	oixels in blue/green rows of the Bayer data used for the solid color tes	t pattern	and the t	est cursors.
12422	15:0	0x0000	seq_data_port (R/W)	N	N	
R0x3086	Registe	er used to writ	e to or read from the sequencer RAM.			
12424	15:0	0xC000	seq_ctrl_port (R/W)	N	N	
R0x3088	15	RO	sequencer_stopped Showing that sequencer is stopped (STANDBY mode) and the RAM is available for read or write.	N	N	
	14	0x0001	auto_inc_on_read 1: The access_address is incremented (by 1) after each read operation from seq_data_port (which returns only1 byte)	N	N	
	13:9	Х	Reserved			
	8:0	0x0000	access_address When in STANDBY (not streaming) mode: address pointer to the sequencer RAM.	N	N	
	Registe	er controlling t	he read and write to sequencer RAM.			
12426	15:0	0x0002	x_addr_start_cb (R/W)	N	N	D
R0x308A	x_addr	ess_start conf	text B			
12428	15:0	0x0004	y_addr_start_cb (R/W)	N	N	D
R0x308C	y_addr	_start for con	text B			
12430	15:0	0x0501	x_addr_end_cb (R/W)	N	N	D
R0x308E	x_addr	_end for cont	ext B			
12432	15:0	0x03C3	y_addr_end_cb (R/W)	N	N	D
R0x3090	Y_ADD	R_END for cor	ntext B			
12448	15:0	0x0001	x_even_inc (RO)	N	N	
R0x30A0	Read-o	nly.				
12450	15:0	0x0001	x_odd_inc (R/W)	Υ	YM	
R0x30A2	Not su	pported.				
12452	15:0	0x0001	y_even_inc (RO)	N	N	
R0x30A4	Read-o	nly.				
12454	15:0	0x0001	y_odd_inc (R/W)	Υ	YM	D
R0x30A6	1: No S 3: Skip 7: Skip 15: Skip 31: Skip 63: Skip	ip factor: kip Factor 2 Factor 4 p Factor 8 p Factor 16 p Factor 32 cip Factor 64				



Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering
12456	15:0	0x003F	y_odd_inc_cb (R/W)	N	N	D
R0x30A8	y_odd_	inc for contex	xt B		•	•
12458	15:0	0x005A	frame_length_lines_cb (R/W)	N	N	D
R0x30AA	frame	length_lines	for context B.		•	•
12460	15:0	0x0010	frame_exposure (LK)	N	N	
R0x30AC	Shows	the current fr	ame exposure time in rows.		11	
12464	15:0	0x0080	digital_test (R/W)	N	Υ	
R0x30B0	15	Х	Reserved			
	14	0x0000	pll_complete_bypass When set, the EXTCLK will be used and PLL will be completely bypassed. Note that the serial interface would not function.	N	N	
	13	0x0000	context_b 0: Use context A 1: Use Context B	N	N	
	12:10	Χ	Reserved			
	9:8	0x0000	col_gain_cb Column gain for Context B	N	N	D
	7	0x0001	mono_chrome When set the CFA is mono chrome and not color. Some features like skipping and corrections are affected.	N	N	
	6	Χ	Reserved			
	5:4	0x0000	col_gain Column gain: 00: 1 01: 2 10: 4 11: 8	N	N	D
	3:0	Χ	Reserved			
12466	15:0	0x0000	tempsens_data (R/W)	N	N	
R0x30B2	Data fr	om temperat	ure sensor			
12468	15:0	0x0000	tempsens_ctrl (R/W)	N	N	
R0x30B4	15:6	Х	Reserved			
	5	0x0000	temp_clear_value	N	N	
	4	0x0000	temp_start_conversion	N	N	
	3:1	0x0000	tempsens_test_ctrl	N	N	
	0	0x0000	tempsens_power_on	N	N	
	Bit[0]: Bits [3: Bit [4]:	1]: Tempsens Tempsens sta	wer on when set.			
12476	15:0	0x0020	green1_gain_cb (R/W)	N	N	D
R0x30BC		gain green1 c		<u> </u>	1	1
12478	15:0	0x0020	blue gain cb (R/W)	N	N	D
R0x30BE		gain blue con		l .	1	1
12480	15:0	0x0020	red gain cb (R/W)	N	N	D
R0x30C0		gain red conte		L	1	



Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering
12482	15:0	0x0020	green2_gain_cb (R/W)	N	N	D
R0x30C2	digital	gain green 2 o	context B			
12484	15:0	0x0020	global_gain_cb (R/W)	N	N	D
R0x30C4	global	digital gain co	ontext B			
12486 R0x30C6	15:0	0x0123	tempsens_calib1 (R/W)	N	N	
12488 R0x30C8	15:0	0x4567	tempsens_calib2 (R/W)	N	N	
12490 R0x30CA	15:0	0x89AB	tempsens_calib3 (R/W)	N	N	
12492 R0x30CC	15:0	0xCDEF	tempsens_calib4 (R/W)			
12500	15:0	0xE007	column_correction (R/W)	N	N	
R0x30D4	15	0x0001	enable Enable column correction.	N	N	
	14	0x0001	double_range Doubles the range of the correction value but halves the precision.	N	N	
	13	0x0001	double_samples Makes the column correction use 128 rows instead of 64. Adds 64 to the minimum frame blanking.	N	N	
	12:4	Х	Reserved			
	3:0	0x0007	colcorr_rows Value showing the number of column correction rows - 1.	N	N	
12544	15:0	0x0000	ae_ctrl_reg (R/W)			
R0x3100	15:7	Χ	Reserved			
	6:5	0x0000	min_ana_gain Minimum analog gain to be used by AE. 00:1x (default) 01: 2x 10: 4x 11: 8x	N	N	
	4	0x0000	auto_dg_en Automatic control of digital gain by AE is enabled.	N	N	
	3:2	Х	Reserved			
	1	0x0000	auto_ag_en When set, enables the automatic AE control of analog gain.	N	N	
	0	0x0000	ae_enable 1: Enables the on-chip AE algorithm	N	N	
12546	15:0	0x0500	ae_luma_target_reg (R/W)	N	N	
R0x3102	Averag	ge luma target	value to be reached by the auto exposure			
12552	15:0	0x0070	ae_min_ev_step_reg (R/W)	N	N	
R0x3108	[15:8]: [7:0] : I Since N	Reserved Min_EV_steps Ain_EV_steps	value step size size = (min step size)*256. sizes are small and they are typically less than 1 e.g. 1/16, 7/16 etc th tten to this register.	nese are n	nultiplied	by 256 and



Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering
12554	15:0	0x0008	ae_max_ev_step_reg (R/W)	N	N	
R0x310A			value step size. ralue is always greater than 1 there is no need to multiply by 256 as ir	the case	of min_E	V_stepsize.
12556	15:0	0x0200	ae_damp_offset_reg (R/W)	N	N	
R0x310C	Adjusts	s step size and	settling speed.			
12558	15:0	0x2000	ae_damp_gain_reg (R/W)	N	N	
R0x310E	Adjusts	s step size and	settling speed.			
12560	15:0	0x0140	ae_damp_max_reg (R/W)			
R0x3110	value o	f recursiveDar	or recursiveDamp (multiplied by 256 since internal value is typical <1) mp should be <1, otherwise AE will overshoot the target. For applicati o allow recursiveDamp >1. Default value: 0.875 * 256 = 0x00E0			
12572	15:0	0x02A0	ae_max_exposure_reg (R/W)	N	N	
R0x311C	Maxim	um integratio	n (exposure) time in rows to be used by AE.			
12574	15:0	0x0001	ae_min_exposure_reg (R/W)			
R0x311E	Minim	um integratio	n (exposure) time in rows to be used by AE.			
12580	15:0	0x7FFF	ae_dark_cur_thresh_reg (R/W)			
R0x3124	Note th		l that stops AE from increasing integration time. ntegration time would increase dark current as well and signal level (S limited.	SNR) wou	ld drop be	ecause photo
12586	15:0	0x0020	ae_current_gains (RO)			
R0x312A	15:10	Χ	Reserved			
	9:8	RO	ae_ana_gain The gain decided by AE, when it is enabled and can control the analog gain.	N	N	
	7:0	RO	ae_dig_gain The gain decided by AE, when it is enabled and can control the digital gain.	N	N	
	Shows	the gain settir	ngs decided by AE.			
12608	15:0	0x0000	ae_roi_x_start_offset (R/W)			
R0x3140			e each row before the ROI starts being gathered from a scaled image then the 'number of pixels' value	e must be	the num	ber of scale
12610	15:0	0x0000	ae_roi_y_start_offset (R/W)			
R0x3142	Numbe	er of rows into	each frame before the ROI starts	•	•	•
12612	15:0	0x0500	ae_roi_x_size (R/W)			
R0x3144	Numbe	er of columns i	n the ROI	•		
12614	15:0	0x03C0	ae_roi_y_size (R/W)			
R0x3146	Numbe	er of rows in th	ne ROI	•		
12626	15:0	0x0000	ae_mean_l (RO)			
R0x3152	The tru	e mean of all	Gr pixels in the ROI (16 least significant bits)	•	1.0	•
12644	15:0	0x0000	ae_coarse_integration_time (RO)			
R0x3164	The int	egration time	decided by AE.	•	1.0	•
12646	15:0	0x03DA	ae_ag_exposure_hi (R/W)			
R0x3166	At this	integration tir	me, the analog gain is increased (when AE is enabled to control also the	ne analog	gain).	•
12648 R0x3168	15:0	0x01A3	ae_ag_exposure_lo (R/W) ne, the AE is reduced (when AE is enabled to control the analog gain a	N N	N	



Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering	
12680	15:0	0x0000	delta_dk_level (RO)	N	N		
R0x3188	Measu	red dark curre	ent.		•		
12736	15:0	0x0000	hispi timing (R/W)	N	N		
R0x31C0	Bits [2:	0]: DLL delay	setting for data lane 0				
			setting for data lane 1				
			setting for data lane 2				
			y setting for data lane 3				
			ay setting for clock lane				
			lects a tap along a delay element. Each stage is 1/8 of a symbol period.	. When tr	ne delay is	set to zero	
40740			powered down.	1	1	1	
12742	15:0	0x8000	hispi_control_status (R/W)	N	N		
R0x31C6	15:14	RO	hispi_status	N	N		
	13:10	Х	Reserved				
	9:2		hispi_control		_		
			Bit[2]: Stream mode enable.				
			Bit[3]: Enable 3 lanes for compressed data				
			Bit[6:4]: Test mode:				
			//////////////////////////////////////				
			000: Transmit constant 0 on all enabled data lanes.				
				001: Transmit constant 1 on all enabled data lanes.			
				010: Transmit square wave at the half the potential serial data rate on all the enabled lanes.			
			011: Transmit square wave at the pixel data rate on all the enabled				
		0x0000	lanes.	N	N		
			100: Transmit a continuous, repeated, sequence of pseudo random				
			data, with no SAV code, copied on all enabled data lanes.				
			101: Replace pixel data with a known sequence (PN9), copied on all				
			the enabled data lanes.				
			/////////				
			Bit[7]: Test mode enable				
			Bit[8]: IO test enable				
			Bit[9]: Frame wide checksum test enable				
	1:0	Х	Reserved				
12744	15:0		hispi crc 0 (RO)		<u> </u>		
R0x31C8	-5.5	0xFFFF	, , _ , - , , , , , , , , , , , , , , ,	N	N		
12746	15:0		hispi_crc_1 (RO)		1		
R0x31CA		0xFFFF					
12748	15:0		hispi_crc_2 (RO)			1	
R0x31CC		0xFFFF	sp4s_4 (s)	N	N		
12750	15:0		hispi_crc_3 (RO)		1	1	
R0x31CE	10.0	0xFFFF					
12754	15:0		stat frame id (R/W)		+		
R0x31D2	15.0	0x0000	State_Harrie_Id (I) VV)	N	N		
12758	15:0	0xFFFF	i2c wrt checksum (R/W)	N	N		
R0x31D6			te operations.	1 1 1	1 14	1	
				N.I.	N.I.	1	
12776	15:0	0x0000	horizontal_cursor_position (R/W)	N	N		
R0x31E8			ow for the test cursor.	IN	IN		



MT9M021/MT9M031: Register Reference Detailed Register Descriptions

Table 4:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	Buffering		
12778	15:0	0x0000	vertical_cursor_position (R/W)	N	N			
R0x31EA	Specifies the start column for the test cursor.							
12780	15:0	0x0000	horizontal_cursor_width (R/W)	N	N			
R0x31EC	Specifies the width, in rows, of the horizontal test cursor. A width of 0 disables the cursor.							
12782	15:0	0x0000	vertical_cursor_width (R/W)					
R0x31EE	Specifies the width, in columns, of the vertical test cursor. A width of 0 disables the cursor.							
12796 R0x31FC	15:0	0x3020	i2c_ids (R/W)	N	N			
	I ² C add	resses.						



MT9M021/MT9M031: Register Reference Revision History

Revision History

Rev. F		12
	 Updated default value and description of R0x3010 in Table 3 and Table 4. Updated default value of R0x300E in Table 3 and Table 4. 	
Rev. E	9/5/	12
	Updated to Production	
Rev. D	5/17/	12
	Added MT9M031 to part numbers	
	 Updated to reflect Rev. 2 of the register database 	
Revision C		11
	Updated to Preliminary	
	• Updated R0x3044[2],[3],[7] R0x3088[14], R0x30B0[12:10] and R0x3108[15:8]	
Revision B		09
	 Updated register tables to Rev 2 	
Revision A		09
	Initial release	

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmktg@aptina.com www.aptina.com Aptina, Aptina Imaging, and the Aptina logo are the property of Aptina Imaging Corporation All other trademarks are the property of their respective owners.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.