

4Gb DDR4 SDRAM

Lead-Free&Halogen-Free (RoHS Compliant)

H5AN4G8NAFR-xxC H5AN4G6NAFR-xxI H5AN4G6NAFR-xxI

^{*} SK hynix reserves the right to change products or specifications without notice.



Revision History

Revision No.	History	Draft Date	Remark
1.0	Official Release	Mar. 2015	
1.1	Added Industrial Temperature Range	Apr. 2015	
1.2	Updated JEDEC Specification Changed Ordering Frequency Changed Speed Bin: 2666Mbps CL19(VK)	Dec. 2015	
1.3	Updated 2133Mbps (tCK(min) : 0.938ns->0.937ns) Updated JEDEC Specification	Mar. 2016	



Description

The H5AN4G8NAFR-xxC and H5AN4G6NAFR-xxC are a 4Gb CMOS Double Data Rate IV (DDR4) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. SK hynix 4Gb DDR4 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

Device Features and Ordering Information

FEATURES



- VDD=VDDQ=1.2V +/- 0.06V
- Fully differential clock inputs (CK, CK) operation
- Differential Data Strobe (DQS, DQS)
- On chip DLL align DQ, DQS and DQS transition with CK transition
- DM masks write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 9, 11, 12, 13, 14, 15, 16, 17, 18, 19 and 20
- Programmable additive latency 0, CL-1, and CL-2 supported (x4/x8 only)
- Programmable CAS Write latency (CWL) = 9, 10, 11, 12, 14, 16, 18
- Programmable burst length 4/8 with both nibble sequential and interleave mode
- · BL switch on the fly
- 16banks
- Average Refresh Cycle (Tcase of 0 °C~95°C)
 - 7.8 µs at 0°C ~ 85 °C
 - 3.9 µs at 85°C ~ 95 °C
- · Operating Temperture Range
 - Commercial Temperature (0 °C~95 °C)
 - Industrial Temperature (-40°C~ 95 °C)
- JEDEC standard 78ball FBGA(x4/x8), 96ball FBGA(x16)
- · Driver strength selected by MRS

- Dynamic On Die Termination supported
- Two Termination States such as RTT_PARK and RTT_NOM switchable by ODT pin
- · Asynchronous RESET pin supported
- · ZQ calibration supported
- TDQS (Termination Data Strobe) supported (x8 only)
- Write Levelization supported
- 8 bit pre-fetch
- This product in compliance with the RoHS directive.
- Internal Vref DQ level generation is available
- Write CRC is supported at all speed grades
- · Maximum Power Saving Mode is supported
- TCAR(Temperature Controlled Auto Refresh) mode is supported
- LP ASR(Low Power Auto Self Refresh) mode is supported
- · Fine Granularity Refresh is supported
- · Per DRAM Addressability is supported
- Geardown Mode(1/2 rate, 1/4 rate) is supported
- · Programable Preamble for read and write is supported
- · Self Refresh Abort is supported
- CA parity (Command/Address Parity) mode is supported
- Bank Grouping is applied, and CAS to CAS latency (tCCD_L, tCCD_S) for the banks in the same or different bank group accesses are available
- DBI(Data Bus Inversion) is supported(x8)

ORDERING INFORMATION

Part No.	Configuration	Package
H5AN4G8NAFR-*xxC	512M x 8	78ball FBGA
H5AN4G6NAFR-*xxC	256M x 16	96ball FBGA
H5AN4G6NAFR-*xxI	256M x 16	96ball FBGA

^{*} xx means Speed Bin Grade

OPERATING FREQUENCY

MT/s	Grade	tCK (ns)	CAS Latency (tCK)	tRCD (ns)	tRP (ns)	tRAS (ns)	tRC (ns)	CL-tRCD-tRP
DDR4-1600	-PB	1.25	11	13.75 (13.50)*	13.75 (13.50)*	35	48.75 (48.50)*	11-11-11
DDR4-1866	-RD	1.071	13	13.92 (13.50)*	13.92 (13.50)*	34	47.92 (47.50)*	13-13-13
DDR4-2133	-TF	0.937	15	14.06 (13.50)*	14.06 (13.50)*	33	47.06 (46.50)*	15-15-15
DDR4-2400	-UH	0.833	17	14.16 (13.75)*	14.16 (13.75)*	32	46.16 (45.75)*	17-17-17
DDR4-2666	-VK	0.75	19	14.25 (13.75)*	14.25 (13.75)*	32	46.25 (45.75)*	19-19-19

^{*}SK hynix DRAM devices support optional downbinning to CL17, CL15, CL13 and CL11. SPD setting is programmed to match.



Package Ballout/Mechanical Dimension

x8 Package Ball out (Top view): 78ball FBGA Package

	1		2	3	4	5	6	7	8	9	
Α	VDD)	VSSQ	TDQS_c				DM_n/DBI_n TDQS_t	VSSQ	vss	Α
В	VPP)	VDDQ	DQS_c				DQ1	VDDQ	ZQ	В
С	VDD	Q	DQ0	DQS_t				VDD	vss	VDDQ	С
D	VSSC	2	DQ4	DQ2				DQ3	DQ5	VSSQ	D
Е	VSS	;	VDDQ	DQ6				DQ7	VDDQ	vss	Е
F	VDD)	NC	ODT				CK_t	CK_c	VDD	F
G	VSS	;	NC	CKE				CS_n	NC	TEN	G
н	VDD)	WE_n A14	ACT_n				CAS_n A15	RAS_n A16	vss	н
J	VREF	CA	BG0	A10 AP				A12 BC_n	BG1	VDD	J
K	VSS	;	BA0	A4				А3	BA1	vss	K
L	RESET	_n	A6	Α0				A1	A5	ALERT_n	L
М	VDD)	A8	A2				A9	A 7	VPP	M
N	VSS		A11	PAR				NC	A13	VDD	N
	1		2	3	4	5	6	7	8	9	
N					4	5	6	_			



x16 Package Ball out (Top view): 96ball FBGA Package

	1	2	3	4	5	6	7	8	9	
Α	VDDQ	VSSQ	DQU0				DQSU_c	VSSQ	VDDQ	Α
В	VPP	VSS	VDD				DQSU_t	DQU1	VDDQ	В
С	VDDQ	DQU4	DQU2				DQ30_t	DQU5	VSSQ	С
D	VDD	VSSQ	DQU2				DQU7	VSSQ	VDDQ	D
E	vss	DMU_n/ DBIU_n	VSSQ				DML_n/ DBIL_n	VSSQ	VSS	E
F	VSSQ	VDDQ	DQSL_c				DQL1	VDDQ	ZQ	F
G	VDDQ	DQL0	DQSL_t				VDD	vss	VDDQ	G
Н	VSSQ	DQL4	DQL2				DQL3	DQL5	VSSQ	Н
J	VDD	VDDQ	DQL6				DQL7	VDDQ	VDD	J
K	VSS	CKE	ODT				CK_t	CK_c	vss	K
L	VDD	WE_n A14	ACT_n				CS_n	RAS_n A16	VDD	L
M	VREFCA	BG0	A10/AP				A12 BC_n	CAS_n A15	vss	М
N	VSS	BA0	A4				А3	BA1	TEN	N
Р	RESET_n	A6	A0				A1	A5	ALERT_n	Р
R	VDD	A8	A2				A9	A7	VPP	R
Т	VSS	A11	PAR				NC	A13	VDD	Т
	1	2	3	4	5	6	7	8	9	



Pin Functional Description

Symbol	Туре	Function
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CKE, (CKE1)	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK_c, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS_n, (CS1_n)	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code.
C0,C1,C2	Input	Chip ID: Chip ID is only used for 3DS for 2,4,8high stack via TSV to select each slice of stacked compnent. Chip ID is considered part of the command code.
ODT, (ODT1)	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, DQS_c and DM_n/DBI_n/TDQS_t,NU/TDQS_c (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8 configurations. For x16 configuration ODT is applied to each DQ, DQSU_c, DQSU_t, DQSL_t, DQSL_c, DMU_n, and DML_n signal. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM.
ACT_n	Input	Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15 and WE_n/A14 will be considered as Row Address A16, A15 and A14.
RAS_n/A16, CAS_n/A15, WE_n/A14	Input	Command Inputs RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, those are Addressing like A16,A15 and A14 but for non-activation command with ACT_n High, those are Command pins for Read, Write and other command defined in command truth table.
DM_n/DBI_n/ TDQS_t, (DMU_n/DBIU_n), (DML_n/DBIL_n)	Input/ Output	Input Data Mask and Data Bus Inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. DM is muxed with DBI function by Mode Register A10,A11,A12 setting in MR5. For x8 device, the function of DM or TDQS is enabled by Mode Register A11 setting in MR1. DBI_n is an input/output identifing wherther to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 SDRAM and not inverted if DBI_n is HIGH. TDQS is only supported in x8.
BG0 - BG1	Input	Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. x4/8 have BG0 and BG1 but x16 has only BG0.
BA0 - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.



Symbol	Туре	Function
A0 - A17	Input	Address Inputs: Provied the row address for ACTIVATE Commands and the column address for Read/Write commands th select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions, see other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for the x4 configration.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge).A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC_n	Input	Burst Chop: A12 / BC_n is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.
RESET_n	Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail to rail signal with DC high and low at 80% and 20% of V_{DD} .
DQ	Input / Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0~DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. During this mode, RTT value should be set to Hi-Z. Refer to vendor specific datasheets to determine which DQ is used.
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t, and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.
TDQS_t, TDQS_c	Output	Termination Data Strobe: TDQS_t/TDQS_c is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via mode register A11 = 0 in MR1, DM/DBI/TDQS will provide the data mask function or Data Bus Inversion depending on MR5; A11, 12, 10 and TDQS_c is not used. x4/x16 DRAMs must disable the TDQS function via mode register A11 = 0 in MR1.
PAR	Input	Command and Address Parity Input: DDR4 Supports Even Parity check in DRAMswith MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0-BG1, BA0-BA1, A17-A, and C0-C2(3DS devices). Input parity should maintain at the rising edge of the clock and at the same time with command & address with CS_n LOW.
ALERT_n	Output	Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is error in CRC, then Alert_n goes LOW for the period time interval and goes back HIGH. If there is error in Command Address Parity Check, then Alert_n goes LOW for relatively long period until on going DRAM internal recovery transaction to complete. During Connectivity Test mode, this pin works as input. Using this signal or not is dependent on system. In case of not connected as Signal, ALERT_n Pin must be bounded to VDD on board.



Symbol	Туре	Function
TEN	Input	Connectivity Test Mode Enable: Required on x16 devices and optional input on x4/x8 with densities equal to or greater than 8Gb. HIGH in this pin will enable Connectivity Test Mode operation along with other pins. It is a CMOS rail to rail signal with AC high and low at 80% and 20% of VDD. Using this signal or not is dependent on System. This pin may be DRAM internally pulled low through a weak pull-down resistor to VSS.
NC		No Connect: No internal electrical connection is present.
V _{DDQ}	Supply	DQ Power Supply: 1.2 V +/- 0.06 V
V _{SSQ}	Supply	DQ Ground
V _{DD}	Supply	Power Supply: 1.2 V +/- 0.06 V
V _{SS}	Supply	Ground
V _{pp}	Supply	DRAM Activation Power Supply: 2.5V (2.375V min , 2.75 max)
V _{REFCA}	Supply	Reference voltage for CA
ZQ	Supply	Reference Pin for ZQ calibration

Note

Input only pins (BG0-BG-1, BA0-BA1, A0-A17, ACT_n, RAS_n,/A16, CAS_n/A15, WE_n/A14, CS_n, CKE, ODT, and RESET_n) do not supply termination.



ROW AND COLUMN ADDRESS TABLE

4Gb

Ce	onfiguration	512Mb x 8	256Mb x 16
	# of Bank Groups	4	2
Bank Address	BG Address	BG0~BG1	BG0
	Bank Address in a BG	BA0~BA1	BA0~BA1
Row Address		A0~A14	A0~A14
Column Address		A0~ A9	A0~ A9
Page size		1 KB	2 KB



Absolute Maximum Ratings

Absolute Maximum DC Ratings

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
VDD	Voltage on VDD pin relative to Vss	-0.3 ~ 1.5	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.3 ~ 1.5	V	1,3
VPP	Voltage on VPP pin relative to Vss	-0.3 ~ 3.0	V	4
V _{IN} , V _{OUT}	Voltage on any pin except VREFCA relative to Vss	-0.3 ~ 1.5	V	1,3,5
T _{STG}	Storage Temperature	-55 to +100	°C	1,2

NOTE:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300 mV of each other at all times; and VREFCA must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREFCA may be equal to or less than 300 mV
- 4. VPP must be equal or greater than VDD/VDDQ at all times
- 5. Overshoot area above 1.5V is specified in DDR4 Device Operation.

DRAM Component Operating Temperature Range Temperature Range

Symbol	Parameter	Rating	Units	Notes
	Normal Operating Temperature Range	0 to 85	°C	1,2
OPER	Extended Temperature Range	85 to 95	°C	1,3

Notes:

- 1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 85°C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
 - a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range.
 - b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b).



AC & DC Operating Conditions

Recommended DC Operating Conditions

Recommended DC Operating Conditions

Symbol Parameter			Rating	Unit	NOTE	
- Cyrribor	i didilictoi	Min.	Тур.	Max.	Omt	11012
VDD	Supply Voltage	1.14	1.2	1.26	V	1,2,3
VDDQ	Supply Voltage for Output	1.14	1.2	1.26	V	1,2,3
VPP	Supply Voltage for DRAM Activating	2.375	2.5	2.75	V	3

NOTE:

- 1. Under all conditions VDDQ must be less than or equal to VDD.
- 2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
- 3. DC bandwidth is limited to 20MHz.



IDD and IDDQ Specification Parameters and Test Conditions

IDD, IPP and IDDQ Measurement Conditions

In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. Figure shows the setup and test load for IDD, IPP and IDDQ measurements.

- IDD currents (such as IDD0, IDD0A, IDD1, IDD1A, IDD2N, IDD2NA, IDD2NL, IDD2NT, IDD2P, IDD2Q, IDD3N, IDD3NA, IDD3P, IDD4RA, IDD4RA, IDD4WA, IDD5B, IDD5F2, IDD5F4, IDD6N, IDD6E, IDD6R, IDD6A, IDD7 and IDD8) are measured as time-averaged currents with all VDD balls of the DDR4 SDRAM under test tied together. Any IPP or IDDQ current is not included in IDD currents.
- IPP currents have the same definition as IDD except that the current on the VPP supply is measured.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR4 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR4 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD, IPP and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN <= VILAC(max).
- "1" and "HIGH" is defined as VIN >= VIHAC(min).
- "MID-LEVEL" is defined as inputs are VREF = VDD / 2.
- Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table 1.
- Basic IDD, IPP and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Table 3 through Table 11.
- IDD Measurements are done after properly initializing the DDR4 SDRAM. This includes but is not limited to setting

```
RON = RZQ/7 (34 Ohm in MR1);
```

 $RTT_NOM = RZQ/6$ (40 Ohm in MR1);

 $RTT_WR = RZQ/2$ (120 Ohm in MR2);

RTT_PARK = Disable;

Qoff = 0_B (Output Buffer enabled) in MR1;

TDQS_t disabled in MR1;

CRC disabled in MR2;

CA parity feature disabled in MR5;


Gear down mode disabled in MR3

Read/Write DBI disabled in MR5:

DM disabled in MR5

- Attention: The IDD, IPP and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define D = {CS_n, ACT_n, RAS_n, CAS_n, WE_n } := {HIGH, LOW, LOW, LOW, LOW}; apply BG/BA changes when directed.
- Define D# = {CS_n, ACT_n, RAS_n, CAS_n, WE_n } := {HIGH, HIGH, HIGH, HIGH} ; apply invert of BG/BA changes when directed above.





1. DIMM level Output test load condition may be different from above

Figure 1 - Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements




Figure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement



Table 1 -Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns

Comel	h - I	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	I I to i A
Syml	001	11-11-11	13-13-13	15-15-15	17-17-17	Unit
tCk	(1.25	1.071	0.938	0.833	ns
CL		11	13	15	17	nCK
CW	L	11	12	14	17	nCK
nRC	D	11	13	15	17	nCK
nR0	0	39	45	51	56	nCK
nRA	.S	28	32	36	39	nCK
nRf	Þ	11	13	15	17	nCK
	х4	16	16	16	16	nCK
nFAW	х8	20	22	23	26	nCK
	x16	28	28	32	36	nCK
	х4	4	4	4	4	nCK
nRRDS	х8	4	4	4	4	nCK
	x16	5	5	6	7	nCK
	х4	5	5	6	6	nCK
nRRDL	х8	5	5	6	6	nCK
	x16	6	6	7	8	nCK
tCCD	_S	4	4	4	4	nCK
tCCD	_L	5	5	6	6	nCK
tWTR	R_S	2	3	3	3	nCK
tWTR	R_L	6	7	8	9	nCK
nRFC :	2Gb	128	150	171	193	nCK
nRFC 4	4Gb	208	243	278	313	nCK
nRFC 8	8Gb	280	327	374	421	nCK
nRFC 1	6Gb	TBD	TBD	TBD	TBD	nCK



 Table 2 -Basic IDD, IPP and IDDQ Measurement Conditions

Symbol	Description
	Operating One Bank Active-Precharge Current (AL=0)
IDD0	CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: High between ACT and PRE; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 3; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 3); Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0; Pattern Details: see Table 3
IDD0A	Operating One Bank Active-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD0
IPP0	Operating One Bank Active-Precharge IPP Current Same condition with IDD0
IDD1	Operating One Bank Active-Read-Precharge Current (AL=0) CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: High between ACT, RD and PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data IO: partially toggling according to Table 4; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 4); Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0; Pattern Details: see Table 4
IDD1A	Operating One Bank Active-Read-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD1
IPP1	Operating One Bank Active-Read-Precharge IPP Current Same condition with IDD1
IDD2N	Precharge Standby Current (AL=0) CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0; Pattern Details: see Table 5
IDD2NA	Precharge Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD2N
IPP2N	Precharge Standby IPP Current Same condition with IDD2N
IDD2NT	Precharge Standby ODT Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 6; Data IO: VSSQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: toggling according to Table 6; Pattern Details: see Table 6
IDDQ2NT (Optional)	Precharge Standby ODT IDDQ Current Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
IDD2NL	Precharge Standby Current with CAL enabled Same definition like for IDD2N, CAL enabled ³
IDD2NG	Precharge Standby Current with Gear Down mode enabled Same definition like for IDD2N, Gear Down mode enabled ³
IDD2ND	Precharge Standby Current with DLL disabled Same definition like for IDD2N, DLL disabled ³



Precharge Standby Current with CA parity enabled Same definition like for IDD2N, CA parity enabled ³
Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0
Precharge Power-Down IPP Current Same condition with IDD2P
Precharge Quiet Standby Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0
Active Standby Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0; Pattern Details: see Table 5
Active Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD3N
Active Standby IPP Current Same condition with IDD3N
Active Power-Down Current CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0
Active Power-Down IPP Current Same condition with IDD3P
Operating Burst Read Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ² ; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data burst with different data between one burst and the next one according to Table 7; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2, (see Table 7); Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0; Pattern Details: see Table 7
Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R
Operating Burst Read Current with Read DBI Read DBI enabled ³ , Other conditions: see IDD4R
Operating Burst Read IPP Current Same condition with IDD4R
Operating Burst Read IDDQ Current Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
Operating Burst Read IDDQ Current with Read DBI Same definition like for IDD4RB, however measuring IDDQ current instead of IDD current



IDD4W	Operating Burst Write Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 8; Data IO: seamless write data burst with different data between one burst and the next one
	according to Table 8; DM_n : stable at 1; Bank Activity : all banks open, WR commands cycling through banks: 0,0,1,1,2,2, (see Table 8); Output Buffer and RTT : Enabled in Mode Registers ² ; ODT Signal : stable at <u>HIGH</u> ; Pattern Details : see Table 8
IDD4WA	Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W
IDD4WB	Operating Burst Write Current with Write DBI Write DBI enabled ³ , Other conditions: see IDD4W
IDD4WC	Operating Burst Write Current with Write CRC Write CRC enabled ³ , Other conditions: see IDD4W
IDD4W_par	Operating Burst Write Current with CA Parity CA Parity enabled ³ , Other conditions: see IDD4W
IPP4W	Operating Burst Write IPP Current Same condition with IDD4W
IDD5B	Burst Refresh Current (1X REF) CKE: High; External clock: On; tCK, CL, nRFC: see Table 1; BL: 8 ¹ ; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 9; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC (see Table 9); Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0; Pattern Details: see Table 9
IPP5B	Burst Refresh Write IPP Current (1X REF) Same condition with IDD5B
IDD5F2	Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B
IPP5F2	Burst Refresh Write IPP Current (2X REF) Same condition with IDD5F2
IDD5F4	Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B
IPP5F4	Burst Refresh Write IPP Current (4X REF) Same condition with IDD5F4
IDD6N	Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal ⁴ ; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: MID-LEVEL
IPP6N	Self Refresh IPP Current: Normal Temperature Range Same condition with IDD6N
IDD6E	Self-Refresh Current: Extended Temperature Range) T _{CASE} : 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended ⁴ ; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: MID-LEVEL
IPP6E	Self Refresh IPP Current: Extended Temperature Range Same condition with IDD6E



	T
IDD6R	Self-Refresh Current: Reduced Temperature Range T _{CASE} : 0 - TBD (~35-45)°C; Low Power Array Self Refresh (LP ASR): Reduced ⁴ ; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: MID-LEVEL
IPP6R	Self Refresh IPP Current: Reduced Temperature Range Same condition with IDD6R
IDD6A	Auto Self-Refresh Current T _{CASE} : 0 - 95°C; Low Power Array Self Refresh (LP ASR): Auto ⁴ ; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: see Table 1; BL: 8 ¹ ; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: MID-LEVEL
IPP6A	Auto Self-Refresh IPP Current Same condition with IDD6A
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see Table 1; BL: 8 ¹ ; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 10; Data IO: read data bursts with different data between one burst and the next one according to Table 10; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing, see Table 10; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0; Pattern Details: see Table 10
IPP7	Operating Bank Interleave Read IPP Current Same condition with IDD7
IDD8	Maximum Power Down Current TBD
IPP8	Maximum Power Down IPP Current Same condition with IDD8



```
1. Burst Length: BL8 fixed by MRS: set MR0 [A1:0=00].
2. Output Buffer Enable
 - set MR1 [A12 = 0] : Qoff = Output buffer enabled
 - set MR1 [A2:1 = 00] : Output Driver Impedance Control = RZQ/7
 RTT_Nom enable
 - set MR1 [A10:8 = 011] : RTT_NOM = RZQ/6
 RTT_WR enable
 - set MR2 [A10:9 = 01] : RTT_WR = RZQ/2
 RTT_PARK disable
  - set MR5 [A8:6 = 000]
3. CAL enabled : set MR4 [A8:6 = 001] : 1600MT/s
                                   010]: 1866MT/s, 2133MT/s
                                   011]: 2400MT/s
 Gear Down mode enabled :set MR3 [A3 = 1] : 1/4 Rate
 DLL disabled : set MR1 [A0 = 0]
 CA parity enabled :set MR5 [A2:0 = 001] : 1600MT/s,1866MT/s, 2133MT/s
                                        010]: 2400MT/s
 Read DBI enabled : set MR5 [A12 = 1]
 Write DBI enabled : set :MR5 [A11 = 1]
4. Low Power Array Self Refresh (LP ASR) : set MR2 [A7:6 = 00] : Normal
                                                                01]: Reduced Temperature range
                                                                10]: Extended Temperature range
                                                                11]: Auto Self Refresh
5. IDD2NG should be measured after sync pulse(NOP) input.
```



Table 3 - IDD0, IDD0A and IPP0 Measurement-Loop Pattern¹

CK_t /CK_c	CKE	Sub-Loop	Cycle	Command	CS_n	ACT_n	RAS_n/ A16	CAS_n/ A15	WE_n/ A14	ODT	C[2:0] ³	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴
		0	0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			3,4	D_#, D_#	1	1	1	1	1	0	0	3 2	3	0	0	0	7	F	0	-
				repeat p		n 1		til nR					ieces			1	1	1		
			nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	-
			•••	repeat p																
		1	1*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	2 = '	1, B <i>A</i>	\[1:C)] =	1 ins	tead					
		2	2*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	² = (0, B <i>A</i>	\[1:C)] =	2 ins	tead					
		3	3*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	² = [.]	1, B <i>A</i>	\[1:C)] =	3 ins	tead					
g	gh	4	4*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	2 = (0, B <i>A</i>	\[1:C)] =	1 ins	tead					
toggling	Static High	5	5*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	2 =	1, B <i>A</i>	\[1:C)] =	2 ins	tead					
toć	Stat	6	6*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	² = (0, B <i>A</i>	\[1:C)] =	3 ins	tead					
		7	7*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	² = [.]	1, B <i>A</i>	\[1:C)] =	0 ins	tead					
		8	8*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	² = 2	2, B <i>l</i>	\[1:C)] =	0 ins	tead					
		9	9*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	² = :	3, B <i>A</i>	\[1:C)] =	1 ins	tead					
		10	10*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	² = 2	2, B <i>i</i>	\[1:C)] =	2 ins	tead					
		11	11*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	² = :	3, B <i>A</i>	\[1:C)] =	3 ins	tead					For x4 and x8
		12	12*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	² = 2	2, B <i>i</i>	\[1:C)] =	1 ins	tead					only
		13	13*nRC	repeat S	ub-Lo	oop 0), use	BG[[1:0]	² = ;	3, B <i>A</i>	\[1:C)] =	2 ins	tead					
		14	14*nRC	repeat S	ub-Lo	op 0), use	BG[[1:0]	2 = 2	2, B	\[1:C)] =	3 ins	tead					
		15	15*nRC	repeat S	ub-Lo	oop 0), use	BG[[1:0]	2 = 3	3, B	\[1:C)] =	0 ins	tead					

- 1 .DQS_t, DQS_c are VDDQ.
- 2. BG1 is don't care for x16 device
- 3. C[2:0] are used only for 3DS device 4. DQ signals are VDDQ.



Table 4 - IDD1 Measurement-Loop Pattern^{a)}

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	cS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] ³	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴
		0	0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			3, 4	D#, D#	1	1	1	1	1	0	0	3 ^b	3	0	0	0	7	F	0	-
				repeat pa		n 1	4 u						_	ate				_	_	
			nRCD -AL	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	D0=00, D1=FF
																				D2=FF, D3=00 D4=FF, D5=00
																				D6=00, D7=FF
				repeat pa	tter	n 1.	4 u	ıntil	nRA	S - 1	, tru	ınca	te if	nec	essa	ary	I	I	I	,
			nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	-
			•••	repeat pa			_	ıntil	nRC			ıcate	e if ı			У				
		1	1*nRC + 0	ACT	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	-
			1*nRC + 1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1*nRC + 3, 4	D#, D#	1	1	1	1	1	0	0	3 ^b	3	0	0	0	7	F	0	-
				repeat pa			RC +		4 ur				nRA							•
			1*nRC + nRCD - AL	RD	0	1	1	0	1	0	0	1	1	0	0	0	0	0	0	D0=FF, D1=00 D2=00, D3=FF
			- AL																	D4=00, D5=FF
ρ	ligh																			D6=FF, D7=00
toggling	Static High			repeat pa	tter	n 1	4 u	ıntil	nRA	S - 1	, tru	ınca	te if	nec	essa	ary	l	l	l	
toç	itat		1*nRC + nRAS		0	1	0	1	0	0	0	1	1	0	0	0	0	0	0	-
	0,		•••	repeat nF																
			2*nRC	repeat Su	ıb-Lo	oop	0, u	se B	G[1	:0] ²	2 = (), B	A[1	:0]	= 2	inst	ead			
		3	3*nRC	repeat Su	ıb-Lo	оор	1, u	se B	G[1	:0] ²	² = '	1, B	A[1	:0]	= 3	inst	ead			
		4	4*nRC	repeat Su	ıb-Lo	oop	0, u	se B	G[1	:0] ²	2 = (), B	A[1	:0]	= 1	inst	ead			
		5	5*nRC	repeat Su	ıb-Lo	oop	1, u	se B	G[1	:0] ²	2 = 1	1, B	A[1	:0]	= 2	inst	ead			
		6	6*nRC	repeat Su	ıb-Lo	oop	0, u	se B	G[1	:0] ²	2 = (), B	A[1	:0]	= 3	inst	ead			
		8	7*nRC	repeat Su																
		9	9*nRC	repeat Su																
		10	10*nRC	repeat Su								-								
		11	11*nRC	repeat Su																
		12	12*nRC	repeat Su																
		13	13*nRC	repeat Su																For x4 and x8 only
			14*nRC	repeat Su																
			15*nRC	repeat Su																
			16*nRC																	
		10	10 1110	repeat Su	D-L	op	υ, u	se B	<u> Մ</u>	:0]'	= ;	5, B	ALT	:0]	= 0	ınst	ead			

NOTE:

- 1. DQS_t, DQS_c are used according to RD Commands, otherwise VDDQ
- 2. BG1 is don't care for x16 device
- 3. C[2:0] are used only for 3DS device
- $4. Burst \ Sequence \ driven \ on \ each \ DQ \ signal \ by \ Read \ Command. \ Outside \ burst \ operation, \ DQ \ signals \ are \ VDDQ.$



Table 5 - IDD2N, IDD2NA, IDD2NL, IDD2NG, IDD2ND, IDD2N_par, IPP2,IDD3N, IDD3NA and IDD3P

Measurement-Loop Pattern¹

CK_t, CK_c	CKE	Sub-Loop	Cycle	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] ³	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴
		0	0	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			1	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			2	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	0
			3	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	0
		1	4-7	repeat S	Sub-l	_oop	0, u	ıse B	G[1	: 0] ²	= 1	, BA	\[1:0)] =	1 in	ıstea	d			
		2	8-11	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= C	, BA	\[1:0	0] =	2 in	ıstea	d			
		3	12-15	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= 1	, BA	\[1:0	0] =	3 in	ıstea	d			
	_	4	16-19	repeat S	Sub-l	oop	0, u	ise B	G[1	: 0] ²	= C), BA	\[1:	0] =	1 in	nstea	ıd			
ling	Hig	5	20-23	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= 1	, BA	\[1:0	0] =	2 in	ıstea	d			
toggling	Static High	6	24-27	repeat S	Sub-l	oop	0, u	ise B	G[1	: 0] ²	= C), BA	\[1:	0] =	3 ir	nstea	ıd			
	St	7	28-31	repeat S	Sub-l	oop	0, u	ise B	G[1	: 0] ²	= 1	, BA	\[1:	0] =	0 ir	nstea	ıd			
		8	32-35	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= 2	2, BA	\[1:	0] =	0 ir	nstea	ıd			
		9	36-39	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= 3	8, B <i>A</i>	\[1:0	0] =	1 in	ıstea	d			
		10	40-43	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= 2	2, BA	\[1:0	D] =	2 in	ıstea	d			
		11	44-47	repeat S	Sub-l	oop	0, u	ise B	G[1	: 0] ²	= 3	8, BA	\[1:	0] =	3 ir	nstea	ıd			
		12	48-51	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= 2	, BA	\[1:0	0] =	1 in	ıstea	d			_
		13	52-55	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= 3	8, BA	\[1:0	0] =	2 ir	nstea	ıd			
		14	56-59	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= 2	2, BA	\[1:0	0] =	3 ir	nstea	ıd			
		15	60-63	repeat S	Sub-l	_oop	0, u	ise B	G[1	: 0] ²	= 3	B, BA	\[1:	0] =	0 ir	nstea	ıd			

NOTE:

- 1. DQS_t, DQS_c are VDDQ.
- 2. BG1 is don't care for x16 device
- 3. C[2:0] are used only for 3DS device
- 4. DQ signals are VDDQ.



Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Pattern¹

CK_t, CK_c	CKE	Sub-Loop	Cycle	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] ³	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴
		0	0	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			2	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-
			3	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-
		1	4-7	repeat Sul	o-Lo	op 0	, but	ODT	= 1	and	BG[1:0]	² =	1, B	A[1:	:0] =	= 1 ir	nstea	d	
		2	8-11	repeat Sul	o-Lo	op 0	, but	ODT	= 0	and	BG[1:0]	² =	0, B	A[1:	:0] =	= 2 iı	nstea	ıd	
		3	12-15	repeat Sul	o-Lo	op 0	, but	ODT	= 1	and	BG[1:0]	² =	1, B	A[1:	:0] =	= 3 iı	nstea	ıd	
		4	16-19	repeat Sul	o-Lo	op 0	, but	ODT	= 0	and	BG[1:0]	² =	0, B	A[1:	:0] =	= 1 ir	nstea	ıd	
g	gh	5	20-23	repeat Sul	o-Lo	op 0	, but	ODT	= 1	and	BG[1:0]	² =	1, B	A[1:	:0] =	= 2 iı	nstea	ıd	
toggling	Static High	6	24-27	repeat Sul	o-Lo	op 0	, but	ODT	= 0	and	BG[1:0]	² =	0, B	A[1:	:0] =	= 3 iı	nstea	ıd	
toc	Stat	7	28-31	repeat Sul	o-Lo	op 0	, but	ODT	= 1	and	BG[1:0]	² =	1, B	A[1:	:0] =	= 0 iı	nstea	ıd	
		8	32-35	repeat Sul	o-Lo	op 0	, but	ODT	= 0	and	BG[1:0]	² =	2, B	A[1:	:0] =	= 0 iı	nstea	ıd	
		9	36-39	repeat Sul	o-Lo	op 0	, but	ODT	= 1	and	BG[1:0]	² =	3, B	A[1:	:0] =	= 1 ir	nstea	d	
		10	40-43	repeat Sul	o-Lo	op 0	, but	ODT	= 0	and	BG[1:0]	² =	2, B	A[1:	:0] =	= 2 iı	nstea	ıd	
		11	44-47	repeat Sul	o-Lo	op 0	, but	ODT	= 1	and	BG[1:0]	² =	3, B	A[1:	:0] =	= 3 iı	nstea	ıd	For x4 and x8
		12	48-51	repeat Sul	o-Lo	op 0	, but	ODT	= 0	and	BG[1:0]	² =	2, B	A[1:	:0] =	= 1 ir	nstea	ıd	only
		13	52-55	repeat Sul	o-Lo	op 0	, but	ODT	= 1	and	BG[1:0]	² =	3, B	A[1:	:0] =	= 2 iı	nstea	ıd	
		14	56-59	repeat Sul	o-Lo	op 0	, but	ODT	= 0	and	BG[1:0]	² =	2, B	A[1:	:0] =	= 3 iı	nstea	ıd	
		15	60-63	repeat Sul	o-Lo	op 0	, but	ODT	= 1	and	BG[1:0]	² =	3, B	A[1:	:0] =	= O ir	nstea	ıd	

- 1. DQS_t, DQS_c are VDDQ.
- 2. BG1 is don't care for x16 device
- 3. C[2:0] are used only for 3DS device
- 4. DQ signals are VDDQ.



Table 7 - IDD4R, IDDR4RA, IDD4RB and IDDQ4R Measurement-Loop Pattern¹

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ООТ	C[2:0] ³	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴
		0	0	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			2,3	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-
		1	4	RD	0	1	1	0	1	0	0	1	1	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00
			5	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			6,7	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-
		2	8-11	repeat Sul	b-Lo	op 0	, use	B G	£[1:0	0] ² :	= 0,	ВА	[1:0] =	2 in	stea	d			
ng	ligh	3	12-15	repeat Sul	b-Lo	op 1	, use	e B C	G[1:0	0] ² :	= 1,	ВА	[1:0] =	3 in	stea	d			
toggling	Static High	4	16-19	repeat Sul	b-Lo	op 0	, use	e BG	G[1:0	0] ² :	= O,	ВА	[1:0] =	1 in	stea	d			
Ι	Sta	5	20-23	repeat Sul	b-Lo	op 1	, use	B G	£[1:0	0] ² :	= 1,	ВА	[1:0] =	2 in	stea	d			
		6	24-27	repeat Sul	b-Lo	op 0	, use	B G	£[1:0	0] ² :	= 0,	ВА	[1:0] =	3 in	stea	d			
		7	28-31	repeat Sul																
		8	32-35	repeat Sul																
		9	36-39	repeat Sul																
		10	40-43	repeat Sul	b-Lo	op 0	, use	e B G	G[1:0	0] ² :	= 2,	ВА	[1:0)] =	2 in	stea	d			
		11	44-47	repeat Sul																For x4 and x8 only
		12	48-51	repeat Sul																
		13	52-55	repeat Sul	b-Lo	op 1	, use	B 6	£[1:0	0] ² :	= 3,	ВА	[1:0] =	2 in	stea	d			
		14	56-59	repeat Sul	b-Lo	op 0	, use	B 6	£[1:0	0] ² :	= 2,	ВА	[1:0] =	3 in	stea	d			
		15	60-63	repeat Sul																

- 1. DQS_t, DQS_c are used according to RD Commands, otherwise VDDQ.
- 2. BG1 is don't care for x16 device
- 3. C[2:0] are used only for 3DS device
- 4. Burst Sequence driven on each DQ signal by Read Command.



Table 8 - IDD4W, IDD4WA, IDD4WB and IDD4W_par Measurement-Loop Pattern¹

CK_t, CK_c	CKE	Sub-Loop	Cycle	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ООТ	C[2:0] ³	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴
		0	0	WR	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF
			1	D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
			2,3	D#, D#	1	1	1	1	1	1	0	3 ²	3	0	0	0	7	F	0	-
		1	4	WR	0	1	1	0	1	1	0	1	1	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00
			5	D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
			6,7	D#, D#	1	1	1	1	1	1	0	3 ²	3	0	0	0	7	F	0	-
		2	8-11	repeat Sub	o-Loc	op 0	, use	BG	[1:0)] ² :	= O,	ВА	[1:0] =	2 in:	stea	d			
ng	ligh	3	12-15	repeat Sub	o-Lo	op 1	, use	BG	[1:0)] ² :	= 1,	ВА	[1:0] =	3 in:	stea	d			
toggling	Static High	4	16-19	repeat Sub	o-Loc	op 0	, use	BG	[1:0)] ² :	= 0,	ВА	[1:0] =	1 in:	stea	d			
15	Sta	5	20-23	repeat Sub	o-Loc	op 1	, use	BG	[1:0)] ² :	= 1,	ВА	[1:0] =	2 in:	stea	d			
		6	24-27	repeat Sub	o-Loc	op 0	, use	BG	[1:0)] ² :	= 0,	ВА	[1:0] =	3 in	stea	d			
		7	28-31	repeat Sub	o-Loc	op 1	, use	BG	[1:0)] ² :	= 1,	ВА	[1:0] =	0 in:	stea	d			
		8	32-35	repeat Sub																
		9	36-39	repeat Suk																
		10	40-43	repeat Suk	o-Loc	op 0	, use	BG	[1:0)] ² :	= 2,	ВА	1:0] =	2 in:	stea	d			
		11	44-47	repeat Sub																For x4 and x8 only
		12	48-51	repeat Suk																
		13	52-55	repeat Suk																
		14	56-59	repeat Sub		•														
		15	60-63	repeat Sub																

- 1. DQS_t, DQS_c are used according to WR Commands, otherwise VDDQ.
- 2. BG1 is don't care for x16 device
- 3. C[2:0] are used only for 3DS device
- 4. Burst Sequence driven on each DQ signal by Write Command.



Table 9 - IDD4WC Measurement-Loop Pattern¹

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	cS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	c[2:0] ^c	BG[1:0] ^b	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ^d
		0	0	WR	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF D8=CRC
			1,2	D, D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
			3,4	D#, D#	1	1	1	1	1	1	0	3 ²	3	0	0	0	7	F	0	-
			5	WR	0	1	1	0	1	1	0	1	1	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00 D8=CRC
			6,7	D, D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
			8,9	D#, D#	1	1	1	1	1	1	0	3 ²	3	0	0	0	7	F	0	-
g	igh	2	10-14	repeat Su	ıb-Lo	ор (), us	se Bo	G[1:	: 0] ²	= 0	, BA	1:0	0] =	2 ir	nstea	ad			
toggling	Static High	3	15-19	repeat Su	•															
toć	Stat	4	20-24	repeat Su	peat Sub-Loop 1, use $BG[1:0]^2 = 1$, $BA[1:0] = 3$ instead peat Sub-Loop 0, use $BG[1:0]^2 = 0$, $BA[1:0] = 1$ instead															
		5	25-29	repeat Su	ıb-Lo	op '	1, us	se Bo	G[1:	: 0] ²	= 1	, BA	1[1:0	0] =	2 ir	nstea	ad			
		6	30-34	repeat Su	ıb-Lo	op (), us	se Bo	G[1:	: 0] ²	= 0	, BA	1[1:0	0] =	3 ir	nstea	ad			
		7	35-39	repeat Su	b-Lo	op '	1, us	se Bo	G[1:	: 0] ²	= 1	, BA	1[1:0	0] =	O ir	nstea	ad			
		8	40-44	repeat Su	b-Lo	ор (), us	se Bo	G[1:	: 0] ²	= 2	, BA	1[1:0	0] =	O ir	nstea	ad			
		9	45-49	repeat Su	ıb-Lo	op '	1, us	se Bo	G[1:	: 0] ²	= 3	, BA	1[1:0	0] =	1 ir	nstea	ad			
		10	50-54	repeat Su	b-Lo	ор (), us	se Bo	G[1:	: 0] ²	= 2	, BA	1[1:0	0] =	2 ir	nstea	ad			
		11	55-59	repeat Su	b-Lo	op '	1, us	se Bo	G[1:	: 0] ²	= 3	, BA	1[1:0	0] =	3 ir	nstea	ad			For x4 and x8 only
		12	60-64	repeat Su	b-Lo	ор (), us	se Bo	G[1:	: 0] ²	= 2	, BA	1:1:	0] =	: 1 ir	nstea	ad			
		13	65-69	repeat Su	b-Lo	op '	1, us	se Bo	G[1:	: 0] ²	= 3	, BA	1[1:0	0] =	2 ir	nstea	ad			
		14	70-74	repeat Su	ıb-Lo	ор (), us	se B (G[1:	: 0] ²	= 2	, BA	1:1	0] =	3 ir	nstea	ad			
		15	75-79	repeat Su	ıb-Lo	op '	1, us	se B (G[1:	: 0] ²	= 3	, BA	1:1	0] =	0 ir	nstea	ad			

- 1. DQS_t, DQS_c are VDDQ.
- 2. BG1 is don't care for x16 device.
- 3. C[2:0] are used only for 3DS device.
- 4. Burst Sequence driven on each DQ signal by Write Command.



Table 10 - IDD5B Measurement-Loop Pattern¹

CK_t, CK_c	CKE	Sub-Loop	Cycle	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ООТ	C[2:0] ³	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴
		0	0	REF	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
		1	1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			3	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-
			4	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-
			4-7	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0]²	2 = .	1, B	A[1	:0] :	= 1	inste	ead			
			8-11	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	2 = (0, B	A[1	:0]	= 2	inste	ead			
			12-15	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	2 = .	1, B	A[1	:0] :	= 3	inste	ead			
			16-19	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0]²	2 = (0, B	A[1	:0] :	= 1	inste	ead			
g	gh		20-23	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	2 = .	1, B	A[1	:0] :	= 2	inste	ead			
toggling	Static High		24-27	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	2 = (0, B	A[1	:0] :	= 3	inste	ead			
ţoć	Stat		28-31	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	2 = .	1, B	A[1	:0] :	= 0	inste	ead			
			32-35	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0]²	$^{2} = 2$	2, B	A[1	:0] :	= 0	inste	ead			
			36-39	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	2 = 3	3, B	A[1	:0] :	= 1	inste	ead			
			40-43	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	$^{2} = 2$	2, B	A[1	:0] :	= 2	inste	ead			F 4 1 0
			44-47	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	2 = ;	3, B	A[1	:0] :	= 3	inste	ead			For x4 and x8 only
			48-51	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	$rac{1}{2} = 2$	2, B	A[1	:0] :	= 1	inste	ead			,
			52-55	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	2 = 3	3, B	A[1	:0] :	= 2	inste	ead			
			56-59	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0]2	2 = 2	2, B	A[1	:0]	= 3	inste	ead			
			60-63	repeat pa	tterr	า 1	.4, u	ise E	3G[1	:0] ²	2 = ;	3, B	A[1	:0]	= 0	inste	ead			
		2	64 nRFC - 1	repeat Su	b-Lc	op	1, Tr	unca	ite, i	f ne	cess	ary								

NOTE:

- 1. DQS_t, DQS_c are VDDQ.
- 2. BG1 is don't care for x16 device.
- 3. C[2:0] are used only for 3DS device.
- 4. DQ signals are VDDQ.



Table 11 - IDD7 Measurement-Loop Pattern¹

CK_t, CK_c	CKE	Sub-Loop	Cycle	Command	cS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] ³	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴
		0	0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1	RDA	0	1	1	0	1	0		0	0	0	0	1	0	0	0	· ·
																				D2=FF, D3=00 D4=FF, D5=00
																				D6=00, D7=FF
			2	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			3	D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-
			•••	repeat	pat	tern	2	3 un	til n	RRD	- 1,	if n	RRD	> 4.	Tru		e if	nece	essar	У
			nRRD	ACT	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	-
			nRRD + 1	RDA	0	1	1	0	1	0		1	1	0	0	1	0	0	0	•
																				D2=00, D3=FF D4=00, D5=FF
																				D6=FF, D7=00
			•••	repeat	pat	tern	2	. 3 u	ntil :	2*nF	RRD	- 1,	if nF	RRD	> 4.	Tru	ncat	e if ı	nece	
		2	2*nRRD	repeat	Suk)-Lo	op 0	, use	BG	[1:0)] ² =	= 0,	BA	1:0] =	2 in:	stea	d		,
		3	3*nRRD	repeat																
		4	4*nRRD																e if	necessary
_	ηί		FA14/	I							_									
linç	Hiç		nFAW	repeat			•													
toggling	Static High		nFAW + nRRD	repeat			•													
7	Sta		nFAW + 2*nRRD	repeat			•													
			nFAW + 3*nRRD	repeat					BG	[1:0)] ² =	= 1,	BA	[1:0] =	0 in:	stea	d		
		9	nFAW + 4*nRRD	repeat	Suk)-Lo	op 4													
		10	2*nFAW	repeat	Cuk		n Λ	LICO	· PC	Γ1.6	\1 2 -		DΛI	1.0	1 _	O in	ctoo	4		
		_	2*nFAW + nRRD	repeat			•													
			2*nFAW + 2*nRRD	repeat			•													
			2*nFAW + 3*nRRD	repeat			•													
			2*nFAW + 4*nRRD						; DG	<u> </u>	<i>'</i>] -	- J,	DAI	. 1.0	<u> </u>	3 1113	steat	u		
				·opout			٠ ٩٠													For x4 and x8
		15	3*nFAW	repeat	Suk)-Lo	op 0	, use	e BG	[1:0)] ² =	= 2,	BA	1:0] =	1 in:	stea	d		only
		16	3*nFAW + nRRD	repeat			-													-
		17	3*nFAW + 2*nRRD	repeat			•													
		18	3*nFAW + 3*nRRD	repeat			•													
		19	3*nFAW + 4*nRRD	repeat											_					
		20	4*nFAW	repeat	pat	tern	2	. 3 u	ntil	nRC	- 1,	if nF	RC >	4*r	ıFAV	/. Tri	unca	te if	nec	essary

NOTE:

- 1. DQS_t, DQS_c are VDDQ.
- 2. BG1 is don't care for x16 device.
- 3. C[2:0] are used only for 3DS device.
- 4. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ



IDD Specifications

IDD and IPP values are for full operating range of voltage and temperature unless otherwise noted. IDD and IPP values are for full operating range of voltage and temperature unless otherwise noted.

I_{DD} and I_{DDQ} Specification

Symbol	21	133	24	100	26	566	Unit	NOTE
Symbol	х8	x16	х8	x16	х8	x16	- Unit	NOTE
I_{DDO}	30	41	32	44	34	46	mA	
/ _{DD0A}	30	41	33	45	34	45	mA	
√ _{DD1}	40	56	42	59	45	62	mA	
/ _{DD1A}	40	56	43	60	45	62	mA	
$I_{\rm DD2N}$	17	17	18	18	20	20	mA	
/ _{DD2NA}	19	19	21	21	22	22	mA	
/ _{DD2NT}	21	21	23	23	25	25	mA	
/ _{DD2NL}	13	13	14	14	15	15	mA	
/ _{DD2NG}	17	17	19	19	20	20	mA	
/ _{DD2ND}	16	16	17	17	18	18	mA	
/ _{DD2N_par}	18	18	19	19	21	21	mA	
/ _{DD2P}	12	12	13	13	14	14	mA	
I _{DD2Q}	17	17	18	18	19	19	mA	
√ _{DD3N}	34	34	37	37	39	39	mA	
/ _{DD3NA}	35	35	38	38	40	40	mA	
/ _{DD3P}	28	28	30	30	31	31	mA	
$I_{\rm DD4R}$	101	162	113	181	123	197	mA	
/ _{DD4RA}	103	165	115	184	126	201	mA	
/ _{DD4RB}	102	163	114	182	124	199	mA	
$I_{\rm DD4W}$	108	173	121	194	133	213	mA	
/ _{DD4WA}	111	178	124	198	137	218	mA	
√ _{DD4WB}	108	173	121	194	133	213	mA	
/ _{DD4WC}	96	154	108	173	117	187	mA	
/ _{DD4W_par}	119	190	136	218	152	243	mA	
√ _{DD5B}	182	182	182	182	182	182	mA	
/ _{DD5F2}	200	200	200	200	200	200	mA	
/ _{DD5F4}	150	150	150	150	150	150	mA	
/ _{DD6N}	12	12	12	12	12	12	mA	
J _{DD6E} ¹	16	16	16	16	16	16	mA	
$I_{\rm DD6R}$	8	8	8	8	8	8	mA	
1 _{DD6A}	22	22	22	22	22	22	mA	
I _{DD7}	135	181	139	188	144	191	mA	
1 _{DD8}	7	7	7	7	7	7	mA	

NOTE:

^{1.} Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR4 SDRAM devices support the following options or requirements referred to in this material.



I_{PP} Specification

Symbol	21	33	24	00	26	666	Unit	NOTE
Symbol	x8	x16	х8	x16	х8	x16	Offic	NOTE
/ _{PPO}	1.8	2.9	1.9	3.0	1.9	3.0	mA	
I _{PP1}	1.5	2.4	1.6	2.6	1.5	2.4	mA	
I _{PP2N}	0.7	0.7	0.7	0.7	0.7	0.7	mA	
I _{PP2P}	0.7	0.7	0.7	0.7	0.7	0.7	mA	
/ _{PP3N}	1.0	1.2	1.0	1.2	1.0	1.2	mA	
I _{PP3P}	1.0	1.2	1.1	1.3	1.0	1.2	mA	
I _{PP4R}	1.0	1.1	1.0	1.1	1.0	1.1	mA	
I _{PP4W}	1.0	1.1	1.1	1.2	1.0	1.1	mA	
I _{PP5B}	34.6	34.6	34.6	34.6	34.6	34.6	mA	
/ _{PP5F2}	35.2	35.2	35.6	35.6	36.0	36.0	mA	
I _{PP5F4}	25.4	25.4	25.7	25.7	26.0	26.0	mA	
/ _{PP6N}	2.1	2.1	2.1	2.1	2.2	2.2	mA	
/ _{PP6E} ¹	2.4	2.4	2.4	2.4	2.4	2.4	mA	
I _{PP6R}	1.3	1.3	1.3	1.3	1.3	1.3	mA	
/ _{PP6A}	4.0	4.0	4.0	4.0	4.2	4.2	mA	
/ _{PP7}	10.1	14.2	11.0	15.6	12.0	16.6	mA	
I _{PP8}	2.2	2.2	2.2	2.2	2.2	2.2	mA	

NOTE:

I_{DD6} Specification

Symbol	Temperature Range	21	33	24	00	26	66	Unit	NOTE
Зуппоп	remperature Range	х8	x16	х8	x16	х8	x16	Orac	NOTE
√ _{DD6N}	0 - 85 °C	12	12	12	12	12	12	mA	3,4
I _{DD6E}	0 - 95 °C	16	16	16	16	16	16	mA	4,5,6
I _{DD6R}	0 - 45°C	8	8	8	8	8	8	mA	4,6,8
/ _{DD6A}	0 - 45°C	22	22	22	22	22	22	mA	4,6,7

NOTE:

- 1. Some I_{DD} currents are higher for x16 organization due to larger page-size architecture.
- 2. Max. values for $I_{\mbox{\scriptsize DD}}$ currents considering worst case conditions of process, temperature and voltage.
- 3. Applicable for MR2 settings A6=0 and A7=0.
- 4. Supplier data sheets include a max value for I_{DD6}.
- 5. Applicable for MR2 settings A6=0 and A7=1. I_{DD6E} is only specified for devices which support the Extended Temperature Range feature
- 6. Refer to the supplier data sheet for the value specification method (e.g. max, typical) for I_{DD6E} and I_{DD6A}
- 7. Applicable for MR2 settings A6=1 and A7=0. I_{DD6A} is only specified for devices which support the Auto Self Refresh feature.
- 8. Applicable for MR2 settings MR2 [A7:A6 = 01] : Reduced Temperature range. IDD6R is verified by design and characterization, and may not be subject to production test

^{1.} Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR4 SDRAM devices support the following options or requirements referred to in this material.



Input/Output Capacitance

Silicon pad I/O Capacitance

Symbol	Parameter	DDF 1600,186		DDR4-240	00,2666	Unit	NOTE
		min	max	min	max		
C _{IO}	Input/output capacitance	0.55	1.4	0.55	1.15	pF	1,2,3
C _{DIO}	Input/output capacitance delta	-0.1	0.1	-0.1	0.1	pF	1,2,3,11
C _{DDQS}	Input/output capacitance delta DQS_t and DQS_c		0.05		0.05	pF	1,2,3,5
C _{CK}	Input capacitance, CK_t and CK_c	0.2	0.8	0.2	0.7	pF	1,3
C _{DCK}	Input capacitance delta CK_t and CK_c		0.05		0.05	pF	1,3,4
CI	Input capacitance (CTRL, ADD, CMD pins only)	0.2	0.8	0.2	0.7	pF	1,3,6
C _{DI_ CTRL}	Input capacitance delta (All CTRL pins only)	-0.1	0.1	-0.1	0.1	pF	1,3,7,8
C _{DI_ADD_CMD}	Input capacitance delta (All ADD/CMD pins only)	-0.1	0.1	-0.1	0.1	pF	1,2,9,10
C _{ALERT}	Input/output capacitance of ALERT	0.5	1.5	0.5	1.5	pF	1,3
C _{ZQ}	Input/output capacitance of ZQ	0.5	2.3	0.5	2.3	pF	1,3,12
C _{TEN}	Input capacitance of TEN	0.2	2.3	0.2	2.3	pF	1,3,13

NOTE:

- 1. This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated by de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VSSQ applied with all other signal pins floating. Measurement procedure tbd.
- 2. DQ, DM_n, DQS_T, DQS_C, TDQS_T, TDQS_C. Although the DM, TDQS_T and TDQS_C pins have different functions, the loading matches DQ and DQS
- 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 4. Absolute value CK_T-CK_C
- 5. Absolute value of CIO(DQS_T)-CIO(DQS_C)
- 6. CI applies to ODT, CS_n, CKE, A0-A17, BA0-BA1, BG0-BG1, RAS_n/A16, CAS_n/A15, WE_n/A14, ACT_n and PAR.
- 7. CDI CTRL applies to ODT, CS_n and CKE
- 8. $CDI_CTRL = CI(CTRL)-0.5*(CI(CLK_T)+CI(CLK_C))$
- 9. CDI_ADD_ CMD applies to, A0-A17, BA0-BA1, BG0-BG1,RAS_n/A16, CAS_n/A15, WE_n/A14, ACT_n and PAR.
- 10. $CDI_ADD_CMD = CI(ADD_CMD)-0.5*(CI(CLK_T)+CI(CLK_C))$
- 11. $CDIO = CIO(DQ,DM)-0.5*(CIO(DQS_T)+CIO(DQS_C))$
- 12. Maximum external load capacitance on ZQ pin: tbd pF.
- 13. TEN pis may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case C_{TEN} might not be valid and system shall verify TEN signal with Vendor specific information.



DRAM package electrical specifications (x8)

Symbol	Parameter	DDF 1600,		DDF 2133,		DDR4-	2666	Unit	NOTE
		min	max	min	max	min	max		
Z _{IO}	Input/output Zpkg	45	85	45	85	TBD	TBD	Ω	1,2,4,5,10,11
T _{DIO}	Input/output Pkg Delay	14	42	14	42	TBD	TBD	ps	1,3,4,5,11
L _{IO}	Input/output Lpkg	-	3.3	-	3.3	TBD	TBD	nH	11,12
C _{IO}	Input/output Cpkg	-	0.78	-	0.78	TBD	TBD	pF	11,13
Z _{IO DQS}	DQS_t, DQS_c Zpkg	45	85	45	85	TBD	TBD	Ω	1,2,5,10,11
Td _{IO DQS}	DQS_t, DQS_c Pkg Delay	14	42	14	42	TBD	TBD	ps	1,3,5,10,11
L _{IO DQS}	DQS Lpkg	-	3.3	-	3.3	TBD	TBD	nH	11,12
C _{IO DQS}	DQS Cpkg	-	0.78	-	0.78	TBD	TBD	pF	11,13
DZ _{DIO DQS}	Delta Zpkg DQS_t, DQS_c	-	10	-	10	TBD	TBD	Ω	1,2,5,7,10
D _{TdDIO DQS}	Delta Delay DQS_t, DQS_c	-	5	-	5	TBD	TBD	ps	1,3,5,7,10
Z _{I CTRL}	Input- CTRL pins Zpkg	50	90	50	90	TBD	TBD	Ω	1,2,5,9,10,11
T _{dl CTRL}	Input- CTRL pins Pkg Delay	14	42	14	42	TBD	TBD	ps	1,3,5,9,10,11
L _{I CTRL}	Input CTRL Lpkg	-	3.4	-	3.4	TBD	TBD	nH	11,12
C _{I CTRL}	Input CTRL Cpkg	-	0.7	-	0.7	TBD	TBD	pF	11,13
Z _{IADD CMD}	Input- CMD ADD pins Zpkg	50	90	50	90	TBD	TBD	Ω	1,2,5,8,10,11
$Td_{IADDCMD}$	Input- CMD ADD pins Pkg Delay	14	45	14	45	TBD	TBD	ps	1,3,5,8,10,11
L _{I ADD CMD}	Input CMD ADD Lpkg	-	3.6	-	3.6	TBD	TBD	nH	11,12
C _{I ADD CMD}	Input CMD ADD Cpkg	-	0.74	0-	0.74	TBD	TBD	pF	11,13
Z _{CK}	CLK_t & CLK_c Zpkg	50	90	50	90	TBD	TBD	Ω	1,2,5,10,11
Td _{CK}	CLK_t & CLK_c Pkg Delay	14	42	14	42	TBD	TBD	ps	1,3,5,10,11
L _{I CLK}	Input CLK Lpkg	-	3.4	-	3.4	TBD	TBD	nH	11,12
C _{I CLK}	Input CLK Cpkg	-	0.7	-	0.7	TBD	TBD	pF	11,13
DZ _{DLK}	Delta Zpkg CLK_t & CLK_c	-	10	-	10	TBD	TBD	Ω	1,2,5,6,10
D _{TdLK}	Delta Delay CLK_t & CLK_c	-	5	-	5	TBD	TBD	ps	1,3,5,6,10
Z _{O ZQ}	ZQ Zpkg	40	100	40	100	TBD	TBD	Ω	1,2,5,10,11
Td _{O ZQ}	ZQ Delay	20	90	20	90	TBD	TBD	ps	1,3,5,10,11
Z _{O ALERT}	ALERT Zpkg	40	100	40	100	TBD	TBD	Ω	1,2,5,10,11
Td _{O ALERT}	ALERT Delay	20	55	20	55	TBD	TBD	ps	1,3,5,10,11



- 1. This parameter is not subject to production test. It is verified by design and characterization. The package parasitic(L & C) are validated using package only samples. The capacitance is measured with VDD, VDDQ, VSS, VSSQ shorted with all other signal pins floating. The inductance is measured with VDD, VDDQ, VSS and VSSQ shorted and all other signal pins shorted at the die side(not pin). Measurement procedure tbd
- 2. Package only impedance (Zpkg) is calculated based on the Lpkg and Cpkg total for a given pin where:

$$Zpkg(total per pin) = \sqrt{Lpkg/Cpkg}$$

3. Package only delay(Tpkg) is calculated based on Lpkg and Cpkg total for a given pin where:

- 4. Z & Td IO applies to DQ, DM, TDQS_T and TDQS_C
- 5. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 6. Absolute value of ZCK_t-ZCK_c for impedance(Z) or absolute value of TdCK_t-TdCK_c for delay(Td).
- 7. Absolute value of ZIO(DQS t)-ZIO(DQS c) for impedance(Z) or absolute value of TdIO(DQS t)-TdIO(DQS c) for delay(Td)
- 8. ZI & Td ADD CMD applies to A0-A13, ACT_n, BA0-BA1, BG0-BG1, RAS_n/A16, CAS_n/A15, WE_n/A14 and PAR.
- 9. ZI & Td CTRL applies to ODT, CS_n and CKE
- 10. This table applies to monolithic X4 and X8 devices.
- 11. Package implementations shall meet spec if the Zpkg and Pkg Delay fall within the ranges shown, and the maximum Lpkg and Cpkg do not exceed the maximum values shown.
- 12. It is assumed that Lpkg can be approximated as Lpkg = Zo^*Td .
- 13. It is assumed that Cpkg can be approximated as Cpkg = Td/Zo.



DRAM package electrical specifications (x16)

Symbol	Parameter	DDI 1600,		DDF 2133,		DDR4-	-2666	Unit	NOTE
		min	max	min	max	min	max		
Z _{IO}	Input/output Zpkg	45	85	45	85	TBD	TBD	Ω	1
T _{DIO}	Input/output Pkg Delay	14	45	14	45	TBD	TBD	ps	1
L _{IO}	Input/output Lpkg	-	3.4	ı	3.4	TBD	TBD	nΗ	1,2
C _{IO}	Input/output Cpkg	-	0.82	ı	0.82	TBD	TBD	pF	1,3
Z _{IO DQS}	DQS_t, DQS_c Zpkg	45	85	45	85	TBD	TBD	Ω	1
Td _{IO DQS}	DQS_t, DQS_c Pkg Delay	14	45	14	45	TBD	TBD	ps	1
L _{IO DQS}	DQS Lpkg	-	3.4	-	3.4	TBD	TBD	nH	1,2
C _{IO DQS}	DQS Cpkg	-	0.82	-	0.82	TBD	TBD	pF	1,3
DZ _{DIO DQS}	Delta Zpkg DQSU_t, DQSU_c	=	10	-	10	TBD	TBD	Ω	=
DZDIO DQS	Delta Zpkg DQSL_t, DQSL_c		10	-	10	TBD	TBD	Ω	-
D _{TdDIO DQS}	Delta Delay DQSU_t, DQSU_c	-	5	-	5	TBD	TBD	ps	-
	Delta Delay DQSL_t, DQSL_c	-	5	-	5	TBD	TBD	ps	-
Z _{I CTRL}	Input- CTRL pins Zpkg	50	90	50	90	TBD	TBD	Ω	1
T _{dI CTRL}	Input- CTRL pins Pkg Delay	14	42	14	42	TBD	TBD	ps	1
L _{I CTRL}	Input CTRL Lpkg	-	3.4	ı	3.4	TBD	TBD	nΗ	1,2
C _{I CTRL}	Input CTRL Cpkg	-	0.7	ı	0.7	TBD	TBD	pF	1,3
Z _{IADD CMD}	Input- CMD ADD pins Zpkg	50	90	50	90	TBD	TBD	Ω	1
Td _{IADD CMD}	Input- CMD ADD pins Pkg Delay	14	52	14	52	TBD	TBD	ps	1
L _{I ADD CMD}	Input CMD ADD Lpkg	-	3.9	-	3.9	TBD	TBD	nΗ	1,2
C _{I ADD CMD}	Input CMD ADD Cpkg	-	0.86	-	0.86	TBD	TBD	pF	1,3
Z _{CK}	CLK_t & CLK_c Zpkg	50	90	50	90	TBD	TBD	Ω	1
Td _{CK}	CLK_t & CLK_c Pkg Delay	14	42	14	42	TBD	TBD	ps	1
L _{I CLK}	Input CLK Lpkg	-	3.4	-	3.4	TBD	TBD	nH	1,2
C _{I CLK}	Input CLK Cpkg	-	0.7	-	0.7	TBD	TBD	pF	1,3
DZ _{DLK}	Delta Zpkg CLK_t & CLK_c	-	10	-	10	TBD	TBD	Ω	-
D _{TdLK}	Delta Delay CLK_t & CLK_c	-	5	-	5	TBD	TBD	ps	-
Z _{O ZQ}	ZQ Zpkg	40	100	40	100	TBD	TBD	Ω	-
Td _{O ZQ}	ZQ Delay	20	90	20	90	TBD	TBD	ps	-
Z _{O ALERT}	ALERT Zpkg	40	100	40	100	TBD	TBD	Ω	-
Td _{O ALERT}	ALERT Delay	20	55	20	55	TBD	TBD	ps	-



- 1. Package implementations shall meet spec if the Zpkg and Pkg Delay fall within the ranges shown, and the maximum Lpkg and Cpkg do not exceed the maximum values shown.

 2. It is assumed that Lpkg can be approximated as Lpkg = Zo*Td.

 3. It is assumed that Cpkg can be approximated as Cpkg = Td/Zo.



Standard Speed Bins

DDR4-1600 Speed Bins and Operations

	Spee	d Bin		DDR4-160	ООК		
	CL-nRC	D-nRP		11-11-1	1	Unit	NOTE
P	arametei	r	Symbol	min	max		
Internal rea	ad comma data	and to first	tAA	13.75 ¹³ (13.50) ^{5,11}	18.00	ns	11
Internal readata with	ad comma read DBI		tAA_DBI	tAA(min) + 2nCK	tAA(max) +2nCK	ns	11
ACT to int	ernal reac delay time		tRCD	13.75 (13.50) ^{5,11}	-	ns	11
PRE co	ommand p	eriod	tRP	13.75 (13.50) ^{5,11}	-	ns	11
ACT to PR	E commar	nd period	tRAS	35	9 x tREFI	ns	11
ACT to AC	T or REF of period	command	tRC	48.75 (48.50) ^{5,11}	-	ns	11
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11	tCK(AVG)	1.5	1.6	ns	1,2,3,4,10 ,13
	CL = 10	CL = 12	tCK(AVG)	Reserved	t	ns	1,2,3,4,10
	CL = 10	CL = 12	tCK(AVG)	Reserved	t	ns	1,2,3,4
CWL = 9,11	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3
S	upported (CL Settings		9,11,12		nCK	12,13
Supporte	ed CL Setti	ings with rea	ad DBI	11,13,14		nCK	12
Su	pported C	WL Settings		9,11		nCK	



DDR4-1866 Speed Bins and Operations

	Speed	l Bin		DDR4-18	866M	ns n	
	CL-nRC	D-nRP		13-13-	-13	ns n	NOTE
Pa	arameter		Symbol	min	max		
Internal rea	nd comman data	nd to first	tAA	13.92 ¹³ (13.50) ^{5,11}	18.00	ns	11
Internal rea data with	nd comman read DBI		tAA_DBI	tAA(min) + 2nCK	tAA(max) +2nCK	ns	11
ACT to intern	al read or time	write delay	tRCD	13.92 (13.50) ^{5,11}	-	ns	11
PRE co	mmand pe	eriod	tRP	13.92 (13.50) ^{5,11}	-	ns	11
ACT to PRI	E comman	d period	tRAS	34	9 x tREFI	ns	11
ACT to AC	F or REF c period	ommand	tRC	47.92 (47.50) ^{5,11}	-	ns	11
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11	tCK(AVG)	1.5	1.6	ns	1,2,3,4,10 ,11
	CL = 10	CL = 12	tCK(AVG)	Reserv	/ed	ns	1,2,3,4,10
	CL = 10	CL = 12	tCK(AVG)	Reserv	/ed	ns	4
CWL = 9,11	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4,6
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,6
	CL = 12	CL = 14	tCK(AVG)	Reserv	ved .	ns	1,2,3,4
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3
Su	upported C	CL Settings		9,11,12,	13,14	nCK	12,13
Supporte	d CL Settir	ngs with rea	d DBI	11,13,14	,15,16	nCK	13
Su	pported C\	NL Settings		9,10,11	,12	nCK	



DDR4-2133 Speed Bins and Operations

	Speed	Bin		DDR4-2	133P		
	CL-nRCI	D-nRP		15-15-	·15	Unit	NOTE
Pa	arameter		Symbol	min	max		
Internal read	command t	o first data	tAA	14.06 ¹³ (13.50) ^{5,11}	18.00	ns	11
Internal read of with read	command t ad DBI ena		tAA_DBI	tAA(min)+3nCK	tAA(max)+3nCK	ns	11
ACT to intern	al read or v	write delay	tRCD	14.06 (13.50) ^{5,11}	-	ns	11
PRE co	mmand pe	riod	tRP	14.06 (13.50) ^{5,11}	-	ns	11
ACT to PRI	E command	d period	tRAS	33	9 x tREFI	ns	11
ACT to ACT or	REF comm	nand period	tRC	47.06 (46.50) ^{5,11}	-	ns	11
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11	tCK(AVG)	1.5	1.6	ns	1,2,3,4,10, 13
	CL = 10	CL = 12	tCK(AVG)	Reserv	ed	ns	1,2,3,10
CWL = 9,11	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4,7
CWE = 7,11	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,7
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4,7
CWL = 10,12	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,7
	CL = 14	CL = 17	tCK(AVG)	Reserv	ed	ns	1,2,3,4
CWL = 11,14	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3
Su	upported C	L Settings		9,11,12,13,1	14,15,16	nCK	12,13
Supporte	d CL Settin	gs with reac	I DBI	11,13,14,15,	16,18,19	nCK	
Su	pported CV	VL Settings		9,10,11,1	2,14	nCK	



DDR4-2400 Speed Bins and Operations

	Speed	Bin		DDR4-24	400T		
	CL-nRCI	D-nRP		17-17-	·17	Unit	NOTE
Pa	arameter		Symbol	min	max		
Internal read	command t	o first data	tAA	14.16 (13.75) ^{5,11}	18.00	ns	11
Internal read of with rea	command t ad DBI ena		tAA_DBI	tAA(min)+3nCK	tAA(max)+3nCK	ns	11
ACT to intern	al read or v time	write delay	tRCD	14.16 (13.75) ^{5,11}	-	ns	11
PRE co	mmand pe	riod	tRP	14.16 (13.75) ^{5,11}	-	ns	11
ACT to PRI	command	d period	tRAS	32	9 x tREFI	ns	11
ACT to ACT or	REF comm	nand period	tRC	46.16 (45.75) ^{5,11}	-	ns	11
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11	tCK(AVG)	Reserv	ed	ns	1,2,3,4,10
CVVL - 7	CL = 10	CL = 12	tCK(AVG)	1.5	1.6	ns	1,2,3,4,10
	CL = 10	CL = 12	tCK(AVG)	Reserv	ed	ns	4
CWL = 9,11	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4,8
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,8
	CL = 12	CL = 14	tCK(AVG)	Reserv	ed	ns	4
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4,8
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,8
	CL = 14	CL = 17	tCK(AVG)	Reserv	ed	ns	4
CWL = 11,14	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4,8
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3,8
	CL = 15	CL = 18	tCK(AVG)	Reserv	ed	ns	1,2,3,4
CWL = 12,16	CL = 16	CL = 19	tCK(AVG)	Reserv	1	ns	1,2,3,4
3112 - 12,10	CL = 17	CL = 20	tCK(AVG)	0.833	< 0.937	ns	
	CL = 18	CL = 21	tCK(AVG)	0.833	< 0.937	ns	1,2,3
	upported C			10,11,12,13,14,		nCK	12
		gs with reac	I DBI	12,14,16,18,		nCK	
Suj	oported CV	VL Settings		9,10,11,12	,14,16	nCK	



DDR4-2666 Speed Bins and Operations

Speed Bin				DDR4-2666V			
CL-nRCD-nRP				19-19-19		Unit	NOTE
Parameter			Symbol	min	max		
Internal read command to first data			tAA	14.25 ¹³ (13.75) ^{5,11}	18.00	ns	11
Internal read command to first data with read DBI enabled			tAA_DBI	tAA(min)+3nCK	tAA(max)+3nCK	ns	11
ACT to internal read or write delay time			tRCD	14.25 ¹³ (13.75) ^{5,11}	-	ns	11
PRE command period			tRP	14.25 ¹³ (13.75) ^{5,11}	-	ns	11
ACT to PRE command period			tRAS	32	9 x tREFI	ns	11
ACT to ACT or REF command period			tRC	46.25 (45.75) ^{5,11}	-	ns	11
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11	tCK(AVG)	Reserv	erved		1,2,3,4,10
	CL = 10	CL = 12	tCK(AVG)	1.5	1.6	ns	1,2,3,10
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved		ns	4
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4,9
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,9
CWL = 10,12	CL = 12	CL = 14	tCK(AVG)	Reserved		ns	4
	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4,9
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,9
CWL = 11,14	CL = 14	CL = 17	tCK(AVG)	Reserved		ns	4
	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4,9
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3,9
CWL = 12,16	CL = 15	CL = 18	tCK(AVG)	Reserved		ns	4
	CL = 16	CL = 19	tCK(AVG)	Reserved		ns	1,2,3,4,9
	CL = 17	CL = 20	tCK(AVG)	0.833	< 0.937	ns	1,2,3,4,9
	CL = 18	CL = 21	tCK(AVG)	0.833	< 0.937	ns	1,2,3
CWL = 14,18	CL = 17	CL = 20	tCK(AVG)	Reserved		ns	1,2,3,4
	CL = 18	CL = 21	tCK(AVG)	Reserved		ns	1,2,3,4
	CL = 19	CL = 22	tCK(AVG)	0.75	< 0.833	ns	1,2,3,4
	CL = 20	CL = 23	tCK(AVG)	0.75	< 0.833	ns	1,2,3
Supported CL Settings				10,11,12,13,14,15,16,17,18,19,20		nCK	12
Supported CL Settings with read DBI				12,13,14,15,17,18,19,20,21,22,23		nCK	
Supported CWL Settings				9,10,11,12,14,16,18		nCK	



Speed Bin Table Notes


Absolute Specification

- -VDDQ = VDD = 1.20V +/-0.06 V
- -VPP = 2.5V + 0.25/-0.125 V
- The values defined with above-mentioned table are DLL ON case.
- DDR4-1600, 1866, 2133 and 2400 Speed Bin Tables are valid only when Geardown Mode is disabled.
- 1. The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. tCK(avg).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(avg) value (1.5, 1.25, 1.071, 0.938 or 0.833 ns) when calculating CL [nCK] = tAA [ns] / tCK(avg) [ns], rounding up to the next 'Supported CL', where tAA = 12.5ns and tCK(avg) = 1.3 ns should only be used for CL = 10 calculation.
- 3. tCK(avg).MAX limits: Calculate tCK(avg) = tAA.MAX / CL SELECTED and round the resulting tCK(avg) down to the next valid speed bin (i.e. 1.5ns or 1.25ns or 1.071 ns or 0.938 ns or 0.833 ns). This result is tCK(avg).MAX corresponding to CL SELECTED.
- 4. 'Reserved' settings are not allowed. User must program a different value.
- 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
- 6. Any DDR4-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR4-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 8. Any DDR4-2400 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 9. Any DDR4-2666 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 10. DDR4-1600 AC timing apply if DRAM operates at lower than 1600 MT/s data rate.
- 11. Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated in the Speed Bin Tables.
- 12. CL number in parentheses, it means that these numbers are optional.
- 13. DDR4 SDRAM supports CL=9 as long as a system meets tAA(min).
- 14. Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be JEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed. JEDEC compliance requires meeting the parameters for a least one of the listed speed bins.



Package Dimensions

Package Dimension(x8): 78Ball Fine Pitch Ball Grid Array Outline





Package Dimension(x16): 96Ball Fine Pitch Ball Grid Array Outline

