

LogiCORE IP AXI Timebase Watchdog Timer (axi_timebase_wdt) (v1.00a)

DS763 September 21, 2010

Product Specification

Introduction

The Advanced eXtensible Lite (AXI) Timebase Watchdog Timer is a 32-bit peripheral that provides a 32-bit free-running timebase and watchdog timer.

Features

- Connects as a 32-bit slave on a AXI4-Lite Interface
- Watchdog timer (WDT) with selectable timeout period and interrupt
- Configurable WDT enable: enable-once or enabledisable
- One 32-bit free-running timebase counter with rollover interrupt-Dual control register

LogiCORE IP Facts							
Core Specifics							
Supported Device Family ⁽¹⁾			Vir	tex®-6,	Spartan®-6		
Supported User Interfaces				AXI4-Li	ite Interface		
		Reso	urces		Frequency		
Configuration	Slices	LUTs	FFs	Block RAMs	Max Freq		
Comgulation	See Ta Table 9	ible 8 ar	nd	0	See Table 8, Table 9		
	Duard	عاديد لم ماء	h Cara		Table 9		
	Provi	ded wit	n Core				
Documentation			Р	roduct S	pecification		
Design Files					VHDL		
Example Design				N	ot Provided		
Test Bench				N	ot Provided		
Constraints File				N	ot Provided		
Simulation Model				N	ot Provided		
	Tested	d Desig	n Tools	;			
Design Entry Tools	XPS 12.3						
Simulation	Mentor Graphics ModelSim v6.5c						
Synthesis Tools	XST 12.3						
Support							
Provided by Xilinx, Inc.							

^{1.} For the complete list of supported devices, see the <u>release notes</u> for this core

© Copyright 2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries. ARM is a registered trademark of ARM Limited. All other trademarks are the property of their respective owners.



Functional Description




Figure 1: Block Diagram of AXI Timebase Watchdog Timer

The AXI Timebase Watchdog Timer modules are described in the following sections.

AXI Lite Interface Module: The AXI Lite Interface Module provides an AXI4-Lite interface. Read and write transactions from AXI are translated into equivalent IP Interconnect (IPIC) transactions. The register interfaces of the AXI Timebase Watchdog Timer connect to the IPIC. The AXI Lite Interface Module also provides an address decoding service. For additional details about the AXI4-Lite slave interface, see the Specification Usage section of the AXI Lite IPIF data sheet.

Timebase Watchdog Timer Register Module: The Timebase Watchdog Timer Register Module includes all memory-mapped registers (as shown in Figure 1). It interfaces to the IPIC. It consists of an 32-bit control/status register-0, an 32-bit control/status register-1 and an 32-bit timebase register (TBR).

32-bit Timebase: The 32-bit timebase consists of a free-running 32-bit timebase counter.

WDT: The Watchdog Timer (WDT) provides the timeout functionality.

Timer Characteristics

The AXI Timebase Watchdog Timer has the following characteristics:

- Consists of a free-running 32-bit timebase counter that is used for both the general purpose timing and the WDT facility
- The timebase counter always counts up from system reset and is read-only.
- The WDT timeout interval is set by the generic C_WDT_INTERVAL, which determines the bit in the timebase to be used as input to the WDT state machine.
- The WDT uses a dual-expiration architecture. After one expiration of the timeout interval, an interrupt is generated and the WDT state bit is set to '1' in the status register. If the state bit is not cleared (by writing a '1' to the state bit) before the next expiration of the timeout interval, a WDT reset is generated. A WDT reset, sets the WDT reset status bit in the status register so that the application code can determine if the last system reset was a WDT reset.
- The WDT can only be disabled by writing to two distinct addresses, reducing the possibility of inadvertently disabling the WDT in the application code.



Operation Overview

Timebase Operation

The timebase is a 32-bit up counter that is incremented by one on the rising edge of the clock provided to the Timebase Watchdog Timer. The counter is reset to zero when the reset input is high or when the WDT is enabled. The TBR contains the full timebase count value of 32 bits.

The TWCSR0 contains the most-significant 28 bits of the timebase count, as well as the WDT enable and status bits. The timing resolution from the upper 28 bits of the timebase count is $T_{clk} \times 16$ ($T_{clk} \times 16$) is the period of the input clock). As a result, a single access can be used to read the state of the watchdog timer, as well as a reduced resolution version of the timebase.

WDT Operation

The WDT timeout interval is configured by a parameter to be 2^{C_WDT_INTERVAL} clock cycles, where C_WDT_INTERVAL is any integer from 8 to 31. The WDT interval is set at FPGA configuration time and cannot be modified dynamically through a control register. Figure 2 shows the WDT state diagram. The detailed block diagram of the AXI Timer/Counter is shown in Figure 1.




Figure 2: Timebase Watchdog Timer State Diagram



Design Parameters

To allow users to create the AXI Timebase Watchdog Timer that is uniquely tailored for their systems, certain features can be parameterized. This allows users to have designs that only utilize the resources required by the system and operate at the best possible performance. The AXI Timebase Watchdog Timer design parameters are shown in Table 1.

Table 1: Design Parameters

Generic	Feature/Description	Parameter Name	Allowable Values	Default Value	VHDL Type				
	System Parameter								
G1	Target FPGA family	C_FAMILY	virtex6, spartan6	virtex6	string				
		AXI Param	eters						
G2	AXI Base Address	C_BASEADDR	Valid Address ^[1]	0xFFFFFFF[3]	std_logic_vector				
G3	AXI High Address	C_HIGHADDR	Valid Address ^[2]	0x0000000[3]	std_logic_vector				
G4	AXI address bus width	C_S_AXI_ADDR_ WIDTH	32	32	integer				
G5	AXI data bus width	C_S_AXI_DATA_ WIDTH	32	32	integer				
		Timebase Watchdog T	imer Parameters						
G6	Indicates the exponent for setting the length of the WDT interval. WDT interval = 2 ^C _WDT_INTERVAL x T _{clk}	C_WDT_INTERVAL	8 - 31	30	integer				
G7	Indicates WDT enable behavior	C_WDT_ENABLE_ ONCE	0 = WDT can be repeatedly enabled and disabled via software 1 = WDT can only be enabled once (no disable possible after initial enable)	1	integer				

Notes:

The user must set the values. The C_BASEADRR must be a multiple of the range, where the range is C_HIGHADDR -C_BASEADDR + 1.

^{2.} C_HIGHADDR - C_BASEADDR must be a power of 2 greater than equal to C_BASEADDR + 0xFFF.

An invalid default value will be specified to insure that the actual value is set. If the value is not set, a compiler error will be generated.



Allowable Parameter Combinations

The address range specified by C_BASEADDR and C_HIGHADDR must be a power of 2 and must be at least 0x1000.

For example, if $C_BASEADDR = 0xE00000000$, $C_HIGHADDR$ must be at least = 0xE00000FFF.

I/O Signals

The AXI Timebase Watchdog Timer I/O signals are listed and described in Table 2.

Table 2: I/O Signals Description

Port	Signal Name	Interface	I/O	Initial State	Description				
	System Signals								
P1	S_AXI_ACLK	System	I	-	AXI Clock				
P2	S_AXI_ARESETN	System	I	-	AXI Reset, active LOW				
		AXI Write A	ddress Channel	Signals					
P3	S_AXI_AWADDR[C_S_ AXI_ADDR_WIDTH-1:0]	AXI	I	-	AXI Write address. The write address bus gives the address of the write transaction.				
P4	S_AXI_AWVALID	AXI	I	-	Write address valid. This signal indicates that valid write address is available.				
P5	S_AXI_AWREADY	AXI	0	0x0	Write address ready. This signal indicates that the slave is ready to accept an address.				
		AXI Wr	ite Channel Sigr	nals					
P6	S_AXI_WDATA[C_S_AXI _DATA_WIDTH - 1: 0]	AXI	I	-	Write data				
P7	S_AXI_WSTB[C_S_AXI_ DATA_WIDTH/8-1:0]	AXI	I	-	Write strobes. This signal indicates which byte lanes to update in memory.				
P8	S_AXI_WVALID	AXI	I	-	Write valid. This signal indicates that valid write data and strobes are available.				
P9	S_AXI_WREADY	AXI	0	0x0	Write ready. This signal indicates that the slave can accept the write data.				
		AXI Write Re	sponse Channe	el Signals					
P10	S_AXI_BRESP[1:0]	AXI	0	0x0	Write response. This signal indicates the status of the write transaction. "00" - OKAY "10" - SLVERR "11" - DECERR				
P11	S_AXI_BVALID	AXI	0	0x0	Write response valid. This signal indicates that a valid write response is available.				



Table 2: I/O Signals Description (Cont.)

Port	Signal Name	Interface	I/O	Initial State	Description					
P12	S_AXI_BREADY	AXI	I	-	Response ready. This signal indicates that the master can accept the response information.					
	AXI Read Address Channel Signals									
P13	S_AXI_ARADDR[C_S_ AXI_ADDR_WIDTH -1:0]	AXI	I	-	Read address. The read address bus gives the address of a read transaction.					
P14	S_AXI_ARVALID	AXI	I	-	Read address valid. This signal indicates, when HIGH, that the read address is valid and will remain stable until the address acknowledgement signal, S_AXI_ARREADY, is high.					
P15	S_AXI_ARREADY	AXI	0	0x1	Read address ready. This signal indicates that the slave is ready to accept an address.					
		AXI Read	Data Channel S	ignals						
P16	S_AXI_RDATA[C_S_AXI_ DATA_WIDTH -1:0]	AXI	0	0x0	Read data					
P17	S_AXI_RRESP[1:0]	AXI	0	0x0	Read response. This signal indicates the status of the read transfer. "00" - OKAY "10" - SLVERR "11" - DECERR					
P18	S_AXI_RVALID	AXI	0	0x0	Read valid. This signal indicates that the required read data is available and the read transfer can complete					
P19	S_AXI_RREADY	AXI	I	-	Read ready. This signal indicates that the master can accept the read data and response information					
		AXI Timebase	Watchdog Time	er Signals						
P20	WDT_Reset	Timebase Watchdog Timer	0	0	Asserted upon second expiration of the WDT timeout interval. (Active High = '1').					
P21	Timebase_Interrupt	Timebase Watchdog Timer	0	0	Asserted as a one clock period wide pulse upon rollover of the timebase from 0xFFFFFFFF to 0x00000000.					



Table 2: I/O Signals Description (Cont.)

Port	Signal Name	Interface	I/O	Initial State	Description
P22	WDT_Interrupt	Timebase Watchdog Timer	0	0	Asserted high and stays high until the WDS bit is cleared in the TWCSR0 register.
P23	Freeze	Timebase Watchdog Timer	I	-	When High the watchdog timer counters will be stalled.

Parameter - I/O Signal Dependencies

The dependencies between the AXI Timebase Watchdog Timer core design parameters and I/O signals are described in Table 3. In addition, when certain features are parameterized out of the design, the related logic will no longer be a part of the design. The unused input signals and related output signals are set to a specified value.

Table 3: Parameter- I/O Signal Dependencies

Generic or Port	Name	Affects	Depends	Relationship Description
		Design Param	neters	
G4	C_S_AXI_ADDR_WIDTH	P3, P13	-	Defines the width of the ports
G5	C_S_AXI_DATA_WIDTH	P6, P7, P16	-	Defines the width of the ports
		I/O Signal	ls	
P3	S_AXI_AWADDR[C_S_AXI_ ADDR_WIDTH-1:0]	-	G4	Port width depends on the generic C_S_AXI_ADDR_WIDTH.
P6	S_AXI_WDATA[C_S_AXI_DATA_ WIDTH-1:0]	-	G5	Port width depends on the generic C_S_AXI_DATA_WIDTH.
P7	S_AXI_WSTB[C_S_AXI_DATA_ WIDTH/8-1:0]	-	G5	Port width depends on the generic C_S_AXI_DATA_WIDTH.
P13	S_AXI_ARADDR[C_S_AXI_ ADDR_WIDTH -1:0]	-	G4	Port width depends on the generic C_S_AXI_ADDR_WIDTH.
P16	S_AXI_RDATA[C_S_AXI_DATA_ WIDTH -1:0]	-	G5	Port width depends on the generic C_S_AXI_DATA_WIDTH.

Register Descriptions

Table 4 shows all the AXI Timebase Watchdog Timer registers and their addresses.

Table 4: Registers

Base Address + Offset (hex)	Register Name	Access Type	Reset Value (hex)	Description
TWCSR0	C_BASEADDR + 0x0	R/W	0x00000000	Control/Status register-0
TWCSR1	C_BASEADDR + 0x4	R/W	0x00000000	Control/Status register-1, state is mirrored in TWCSR0 for read.
TBR	C_BASEADDR + 0x08	R/W	0x00000000	Timebase register



Control/Status Register - 0 (TWCSR0)

Control/Status Register-0 contains the watchdog timer reset status, watchdog timer state, and watchdog timer enables. The TWCSR0 bit definitions are shown in Figure 3 and explained in Table 5.




Figure 3: Control/Status Register - 0 (TWCSR0)

Table 5: Control/Status Register - 0 Bit Definitions

	dable 3. Control/Status negister - 0 bit bennitions					
Bit(s)	Name	Core Access	Reset Value	Description		
31 - 4	TBR	Read	0	Timebase Register (Most significant 28 bits): This read-only field contains the most significant 28 bits of the timebase register. The timebase register is mirrored here so that a single read can be used to obtain the count value and the watchdog timer state if the upper 28 bits of the timebase provide sufficient timing resolution.		
3	WRS	Read/Write	'0'	Watchdog Reset Status: Indicates the WDT reset signal was asserted. This bit is not cleared by a system reset so that it can be read after a system reset to determine if the reset was caused by a watchdog timeout. Writing a '1' to this bit clears the watchdog reset status bit. Writing a '0' to this bit has no effect. '0' = WDT reset has not occurred '1' = WDT reset has occurred		
2	WDS	Read/Write	'0'	Watchdog Timer State: Indicates the WDT period has expired. The WDT_Reset signal will be asserted if the WDT period expires again before this bit is cleared by software. Writing a '1' to this bit clears the watchdog timer state. Writing a '0' to this bit has no effect. '0' = WDT period has not expired '1' = WDT period has expired, reset will occur on next expiration		
1	EWDT1	Read/Write	'0'	Enable Watchdog Timer (Enable 1): This bit must be used in conjunction with the EWDT2 bit in the TWCSR1 register. Both bits must be 0 to disable the WDT. '0' = Disable WDT function if EWDT2 also equals '0' '1' = Enable WDT function		
0	EWDT2	Read	'0'	Enable Watchdog Timer (Enable 2): This bit is read only and is the only place to read back a value written to bit 31 of TWCSR1.		



Control/Status Register - 1 (TWCSR1)

Control/Status Register-1 contains the second Watchdog Timer (WDT) enable bit. The WDT enable must be cleared in both TWCSR0 and TWCSR1 to disable the WDT. If the WDT is configured as enable-once, then the WDT cannot be disabled after it has been enabled. The TWCSR1 bit definitions are shown in Figure 4 and explained in Table 6.




Figure 4: TControl/Status Register - 1 (TWCSR1)

Table 6: Control/Status Register - 1 Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 1	Reserved	N/A	N/A	Reserved
0	EWDT2	Write ⁽¹⁾	'0'	Enable Watchdog Timer (Enable 2): This bit must be used in conjunction with the EWDT1 bit in the TWCSR0 register to disable the WDT. Both bits must be 0 to disable the WDT. The value of EWDT2 can be read back only in TWCSR1. '0' = Disable WDT function if EWDT1 also equals '0' '1' = Enable WDT function

^{1.} Reading of this register returns undefined value.

Timebase Register (TBR)

The TBR bit definitions are shown in Figure 5 and explained in Table 7.

The Timebase Register is the output of a free-running incrementing counter that clocks at the input clock rate (no prescaling of the clock is done for this counter). This register is read-only and is reset by the following:

- A system reset
- Enabling the WDT after power on reset

Enabling the WDT after the WDT has been disabled. (EWDT1 and EWDT2 must both be '0' to disable the WDT.) The WDT is enabled when either EWDT1 or EWDT2 are set to '1'. Note that when the WDT mode is enable-once, the TBR can only be reset when the WDT is first enabled.




Figure 5: Timebase Register 0

Table 7: Timebase Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 0	TBR	Read ¹	0	Timebase register: This register indicates the free-running incrementing counter value.

^{1.} Writing into this register has no effect.

Timing Diagrams

Figure 6 shows the WDT Expired Once operation waveform and Figure 7 shows the WDT Expired Twice operation waveform. The state of the WDT is given by the WDS bit in the TWCSR0 register. If the WDT interval expires while the WDS bit is '1', the WDT reset signal is asserted. An interrupt is provided when the WDS bit is set so that the software can clear the bit before the second expiration of the WDT. The WDS bit is cleared by writing a '1' to it. Writing a '0' to the WDS bit has no effect. Figure 6 shows the operation performed where WDS bit is cleared by the software before the second expiration occurs. Figure 7 shows the operation performed where WDS bit is not cleared and WDT expired twice state is reached.




Figure 6: WDT Expired Once Operation Waveform




Figure 7: WDT Expired Twice Operation Waveform



Design Implementation

Target Technology

The intended target technologies are Virtex-6 and Spartan-6 FPGAs.

Device Utilization and Performance Benchmarks

Core Performance

Since the AXI Timer core will be used with other design modules in the FPGA, the utilization and timing numbers reported in this section are estimates only. When the AXI Timer core is combined with other designs in the system, the utilization of FPGA resources and timing of the AXI Timer design will vary from the results reported here.

The AXI Timer resource utilization for various parameter combinations measured with a Virtex-6 FPGA as the target device are detailed in Table 8.

Table 8: Performance and Resource Utilization Benchmarks on a Virtex-6 FPGA (xc6vlx130t-1-ff1156)

Parameter Values		D	Performance		
C_WDT_INTERVAL	WDT_ENABLE_ONCE	Slice Flip- Flops	Slices	LUTs	f _{MAX (MHz)}
8	0	111	57	165	331
30	1	111	54	165	349
31	1	111	63	166	320

The AXI Timer resource utilization for various parameter combinations measured with a Spartan-6 FPGA as the target device are detailed in Table 9.

Table 9: Performance and Resource Utilization Benchmarks on a Spartan-6 FPGA (xc6slx45t-2-fgg484)

Parameter Values		D	Performance		
C_WDT_INTERVAL	WDT_ENABLE_ONCE	Slice Flip- Flops	Slices	LUTs	f _{MAX} (MHz)
8	0	111	75	165	177
30	1	111	65	164	186
31	1	111	63	165	172



System Performance

To measure the system performance (Fmax) of this core, this core was added to a Virtex-6 FPGA system and a Spartan-6 FPGA system as the Device Under Test (DUT).




Figure 8: Virtex-6 and Spartan-6 Devices F_{MAX} Margin System

Because the AXI Timebase Watchdog Timer core will be used with other design modules in the FPGA, the utilization and timing numbers reported in this section are estimates only. When this core is combined with other designs in the system, the utilization of FPGA resources and timing of the design will vary from the results reported here.

The target FPGA was then filled with logic to drive the LUT and block RAM utilization to approximately 70% and the I/O utilization to approximately 80%. Using the default tool options and the slowest speed grade for the target FPGA, the resulting target F_{MAX} numbers are shown in Table 10.

Table 10: AXI Timebase Watchdog Timer System Performance

Target FPGA	Target F _{MAX} (MHz)
Spartan-6	110
Virtex-6	180



Design Constraints

No additional constraints are needed besides a PERIOD constraint on S_AXI_ACLK, which is usually propagated from a global clock input PERIOD.

Support

Xilinx provides technical support for this LogiCORETM IP system when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

Ordering Information

This Xilinx LogiCORE IP module is provided at no additional cost with the Xilinx ISE® Design Suite Embedded Edition software under the terms of the Xilinx End User License. The core is generated using the Xilinx ISE Embedded Edition software (EDK).

Information about this and other Xilinx LogiCORE IP modules is available at the <u>Xilinx Intellectual Property</u> page. For information on pricing and availability of other Xilinx LogiCORE modules and software, please contact your <u>local Xilinx sales representative</u>.

Reference Documents

AXI4 AMBA® AXI Protocol Version: 2.0 Specification

DS765 LogiCORE IP AXI Lite IPIF Data Sheet

List of Acronyms

Acronym	Spelled Out	
AMBA	Advanced Microcontroller Bus Architecture	
ARM	Advanced RISC Machine	
AXI	Advanced eXtensible Lite Interface	
DUT	Device Under Test	
EDK	Embedded Development Kit	
FF	flip-flop	
FPGA	Field Programmable Gate Array	
IP	Intellectual Property	
IPIC	IP Interconnect	
ISE	Integrated Software Environment	
LUT	Lookup Table	
RAM	Random Access Memory	
TBR	Timebase Register	
VHDL	VHSIC Hardware Description Language (VHSIC an acronym for Very High-Speed Integrated Circuits)	
WDT	Watchdog Timer	
XST	Xilinx Synthesis Technology	



Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
09/21/10	1.0	First release of the core with AXI interface support. The previous release of this document was ds582.

Notice of Disclaimer

Xilinx is providing this product documentation, hereinafter "Information," to you "AS IS" with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.