



C:\Users\christop.grobety\ bachelorChris\Bachelor\TB_2023_Logger\PCB\BalEv_v1\BalEv_SD_card_v1_0.Sch



Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs









https://www.st.com/resource/en/application_note/cd00221665-oscillator-design-guide-for-stm8afals-stm32-mcus-and-mpus-stmicroelectronics.pdf

page 12

(CS=10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing CL1 and CL2)

From Datasheet (stm32l4s9zi.pdf, page 155)

We can measure it on the PCB if necessary. Is this the same for 32k osc?



1

2

3

4



A

A

B




B

C

C

D

D



BalEv.PrjPcb

BalEv_USB_v1_0.SchDoc

Revision : 1.0a

Sheet 3 of 9

Design by : anx/sap

C:\Users\christop.grobety\ bachelorChris\Bachelor\TB_2023_Logger\PCB\BalEv_v1\BalEv_USB_v1_0.SchDoc

Hes·so VALAIS WALLIS

Date : 17.01.2022




1











2

3

4









Connection towards processor cut on enable pin!!



B1 0022552122 B2 FCS-10-SG

| | | | |
|--|--------------|----------------------|---|
| BalEv.PrjPcb | | Hes·so VALAIS WALLIS | |
| BalEv_FPTG_POW_COFIG_v1_0.SchDoc | | Date : 17.01.2022 | π |
| Revision : 1.0a | Sheet 4 of 9 | Design by : anx/sap | |
| C:\Users\christop.grobety\bachelorChris\Bachelor\TB_2023_Logger\PCB\BalEv_v1\BalEv_FPTG_PO | | | |



BalEv.PrjPcb



BalEv_AINa_v1_0.SchDoc

Revision : 1.0a

Sheet 6 of 9

Design by : anx/sap

C:\Users\christop.grobety\bachelorChris\Bachelor\TB_2023_Logger\PCB\BalEv_v1\BalEv_AINa_v1_0.SchDoc



BalEv.PrjPcb

BalEv_AINb_v1_0.SchDoc

Revision : 1.0a

Sheet 7 of 9

Design by : anx/sap

C:\Users\christop.grobety\bachelorChris\Bachelor\TB_2023_Logger\PCB\BalEv_v1\BalEv_AINb_v1_0.SchDoc

Hes·so VALAIS WALLIS

Date : 17.01.2022



1

2

3


4

Signaux rose ->
connexions court.
Peut etre exchange
sur le meme BANK
Rose foncé peut etre
plus longues, garde
avec les autres rose.

Signaux noir fixes
sur leurs pins


Signaux bleu peut
etre exchange

Resistors on this page could be m0603



| | | |
|------------------|------|----|
| FPGA_FRAM_0_SCLK | R119 | 25 |
| FPGA_FRAM_1_SCLK | R120 | 23 |
| FPGA_FRAM_2_SCLK | R121 | 27 |
| FPGA_FRAM_3_SCLK | R122 | 26 |
| FPGA_ADC_SCLK | R123 | 28 |
| FPGA_ADC_nSC | R124 | 31 |
| FPGA_1MHz_Meas | R125 | 32 |
| FPGA_SCLK_MEAS | R126 | 34 |
| FPGA_64M_CLK | R127 | 37 |
| STM_FPGA_reset | R128 | 35 |
| FPGA_ACQ_PRETRIG | R129 | 36 |
| FPGA_ACQ_TRIG | R130 | 43 |
| STM_FPGA_M2 | R131 | 38 |
| STM_FPGA_M3 | R132 | 42 |
| FPGA_ACQ_DONE | R133 | 39 |
| FPGA_CAL_2 | R134 | 40 |
| FPGA_CAL_1 | R135 | 41 |

| | |
|----------------------|----|
| U13B | |
| BANK 0 | |
| IOT_36b | 25 |
| IOT_37a | 23 |
| IOT_38b | 27 |
| IOT_39a | 26 |
| IOT_41a | 28 |
| IOT_42b | 31 |
| IOT_43a | 32 |
| IOT_44b | 34 |
| IOT_45a_G1 | 37 |
| IOT_46b_G0 | 35 |
| IOT_48b | 36 |
| IOT_49a | 43 |
| IOT_50a | 38 |
| IOT_51a | 42 |
| RGB2 | 39 |
| RGB1 | 40 |
| RGB0 | 41 |
| iCE40 Ultra / iCE5LP | |



| | |
|----------------------|----|
| U13D | |
| BANK 2 | |
| STM_FPGA_SCK | 46 |
| STM_FPGA_MISO | 47 |
| STM_FPGA_MOSI | 44 |
| FPGA_FRAM_nCS_0 | 48 |
| FPGA_FRAM_nCS_1 | 45 |
| FPGA_FRAM_nCS_2 | 2 |
| FPGA_FRAM_nCS_3 | 4 |
| STM_FPGA_M1 | 3 |
| iCE40 Ultra / iCE5LP | |

BalEv.PrjPcb

BalEv_FPTG_IO_v1_0.SchDoc

Revision : 1.0a

Sheet 8 of 9

Design by : anx/sap

Hes·SO VALAIS WALLIS

Date : 17.01.2022



C:\Users\christop.grobety\BachelorChris\Bachelor\TB_2023_Logger\PCB\BalEv_v1\BalEv_FPTG_IO_v1_0.SchDoc

1

2

3

4

1

2

3

4

A

A

B





B



C

C

D

D



| | | | |
|---|--------------|---|---|
| BalEv.PrjPcb | |  | |
| BalEv_Mechanic_v1_0.SchDoc | | Date : 17.01.2022 |  |
| Revision : 1.0a | Sheet 9 of 9 | Design by : anx/sap | |
| C:\Users\christop.grobety\bachelorChris\Bachelor\TB_2023_Logger\PCB\BalEv_v1\BalEv_Mechanic | | | |

1

2

3

4

