```
-- VHDL Architecture Bachelor.cont_done.v3_test
-- Created:
            by - christop.grobety.UNKNOWN (WE2332207)
            at - 10:21:22 20.07.2023
-- using Mentor Graphics HDL Designer(TM) 2019.2 (Build 5)
LIBRARY Common;
  USE Common.CommonLib.all;
ARCHITECTURE v3 test OF cont done IS
    signal memoryTrig, memoryTrigTest : unsigned((memory size-1) downto 0);
    signal count memory: unsigned((memory size-1) downto ∅);
    signal count_preTrig: unsigned((memory_size-1) downto 0);
    signal done wait : unsigned(3 downto ∅);
    constant wait time
                                 : natural := 4;
    signal Trigg_in : std_uLogic ;
    --signal Trigg: std_uLogic ;
BEGIN
  done Counter: process(reset, clock)
  begin
    if reset = '1' then
      count preTrig <= (others => '0');
      count memory <= (others => '0');
      done_wait <= (others => '0');
      done <= '0';
      Memory <= (others => '0');
      memoryTrig <= (others => '1');
      --Trigg <= '0';
    elsif rising edge(clock) then
      if go = '1' then
          count memory <= count memory+1;</pre>
          if count preTrig /= memoryTrigTest and Trigg in = '1' then
            count preTrig <= count preTrig+1;</pre>
          end if;
      elsif count preTrig = memoryTrigTest and done = '0' then
          done <= '1';
          Memory <= count_memory;</pre>
      elsif done = '1' then
          count preTrig <= (others => '0');
          count_memory <= (others => '0');
          done wait <= done wait+1 ;</pre>
          if done wait = wait time then
            done_wait <= (others => '0');
            done <= '0';</pre>
          end if;
      end if;
    end if;
  end process done_Counter;
```