Bachelor_test/mainCircuit_tb/struct

<company name=""></company>		Project:	hds
		<enter comments="" here=""></enter>	
Title:	<enter diagram="" here="" title=""></enter>		
Path:	Bachelor_test/mainCircuit_tb/struct		
Edited:	by christon grobety on 13 juin 2023		

Package List LIBRARY ieee;

USE ieee.std_logic_1164.all; USE ieee.numeric_std.all;

LIBRARY gates; USE gates.gates.all;

Declarations

Ports:


Pre User:

```
constant c_clockFrequency : real := 64.0E6;
```

Diagram Signals:

```
SIGNAL acq_pretrig : std_ulogic
SIGNAL acq_trig : std_ulogic
SIGNAL ack_do : std_ulogic_vector(3 downto 0)
SIGNAL clk : std_ulogic
SIGNAL clk : std_ulogic
SIGNAL flypa : std_ulogic
SIGNAL fppa : std_ulogic
SIGNAL fppa_miso : std_ulogic
SIGNAL fppa_mosi : std_ulogic
SIGNAL fppa_sck : std_ulogic
SIGNAL fppa_sck : std_ulogic
SIGNAL fppa_sck : std_ulogic
SIGNAL out : std_ulogic
SIGNAL out : std_ulogic
SIGNAL out : std_ulogic
```

Post User:



Bachelor_test
mainCircuit_tester

I_tester

g_clockFrequency = c_clockFrequency (real)