```
-- VHDL Architecture Bachelor.memory_to_process.student
-- Created:
            by - christop.grobety.UNKNOWN (WE2332207)
            at - 10:24:22 07.06.2023
-- using Mentor Graphics HDL Designer(TM) 2019.2 (Build 5)
LIBRARY Common;
  USE Common.CommonLib.all;
ARCHITECTURE student OF memory_to_process IS
  signal count: unsigned((memory size-1) downto 0);
  signal count memory: unsigned((memory size-1) downto 0);
  signal start bit: std uLogic;
  signal stmClk_old: std_uLogic;
  signal MISO OUT: std ulogic;
  signal done int: std uLogic := '0';
BEGIN
  sendAdd : process(reset, clock)
  begin
    if reset = '1' then
      start bit <= '0';
      MISO_OUT <= '0';
      stmClk_old <= stmClk;</pre>
      count memory <= "1000000000000000001";</pre>
      count <= (others => '0');
    elsif rising_edge(clock) then
      stmClk old <= stmClk;</pre>
      if m = "1011" then
        if stmClk='1' and stmClk_old = '0' then
          MISO OUT <= count memory(count memory'HIGH);
          count memory <= SHIFT LEFT(count memory, 1);</pre>
        end if;
      else
        count memory <= memoryAdd;</pre>
        -- React on rising edge(stmClk)
        --if stmClk='1' and stmClk old = '0' then
          --MISO OUT <= not MISO OUT;
        --end if;
      end if;
    end if ;
  end process sendAdd;
  MISO <= MISO OUT;
END ARCHITECTURE student;
```