```
-- VHDL Architecture Bachelor.FRAM_WriteRead.STUDENT_V3
-- Created:
            by - christop.grobety.UNKNOWN (WE2332207)
             at - 15:27:53 05.07.2023
-- using Mentor Graphics HDL Designer(TM) 2019.2 (Build 5)
ARCHITECTURE STUDENT V3 OF FRAM WriteRead IS
                                : std uLogic;
    signal go
    signal count
                                : unsigned(7 downto 0);
                              : unsigned(7 downto 0);
    signal countValue
    signal sclk_in
                                : std uLogic vector(3 downto ∅);
    constant value_8 : natural := 8; constant value_32 : natural := 32;
BEGIN
    spiMS: process(MOSI,m)
      begin
        if m = "0100" then
            NCs <= "1110";
             SDI(SDI'high-3) <= MOSI;</pre>
        elsif m = "0101" then
             NCs <= "1101";
             SDI(SDI'high-2) <= MOSI;</pre>
        elsif m = "0110" then
             NCs <= "1011";
             SDI(SDI'high-1) <= MOSI;</pre>
        elsif m = "0111" then
             NCs <= "0111";
             SDI(SDI'high) <= MOSI;</pre>
        elsif m = "1000" then
             NCs <= (others => '0');
             SDI(SDI'high) <= MOSI;</pre>
             SDI(SDI'high-1) <= MOSI;</pre>
             SDI(SDI'high-2) <= MOSI;</pre>
             SDI(SDI'high-3) <= MOSI;</pre>
        else
             --NCs <= (others => '1');
             SDI <= (others => '0');
        end if;
      end process spiMS;
    colckSwitch: process(FPGA clock)
        begin
             if unsigned(m) <= "1000" then
                 sclk_in(sclk_in'high) <= FPGA_clock;</pre>
                 sclk_in(sclk_in'high-1) <= FPGA_clock;</pre>
                 sclk in(sclk in'high-2) <= FPGA clock;</pre>
                 sclk in(sclk in'high-3) <= FPGA clock;</pre>
             else
                 sclk_in <= (others =>'1');
             end if;
        end process colckSwitch;
```

SCLK_OUT<= sclk_in;
END ARCHITECTURE STUDENT_V3;</pre>