```
LIBRARY std;
  USE std.textio.ALL;
LIBRARY ieee;
  USE ieee.std_logic_textio.ALL;
LIBRARY Common test;
  USE Common_test.testutils.all;
ARCHITECTURE test OF mainCircuit_tester IS
  constant clockPeriodInn : time := 1.0/g_clockFrequency * 1 sec;
  constant clockPeriod : time := 2.0/g clockFrequency * 1 sec;
  signal sClock : std_uLogic := '1';
  signal counter_test
                            : unsigned(5 downto 0);
  signal trigger_counter : unsigned(18 downto 0);
                           : std_uLogic := '1';
  signal sClock_fpga
                              : natural := 8;
: natural := 16;
  constant value 8
  constant value_8
constant value_16
constant value_19
                                 : natural := 19;
  constant value 32
                                : natural := 32;
  signal ADC_WRITE_INIT : unsigned(15 downto 0);
signal count miso : unsigned(5 downto 0);
                                 : unsigned(5 downto 0);
  signal count miso
  signal count_miso : unsigned(5 downto 0);
signal FRAM_WREN_INIT : unsigned(7 downto 0);
signal FRAM_WRDI_INIT : unsigned(7 downto 0);
signal pretrigVal : unsigned(7 downto 0);
signal count_memoryMax : unsigned(18 downto 0);
signal count_memory : unsigned(18 downto 0);
  signal count_memory
                                 : unsigned(18 downto 0);
  signal FRAM_READ_INIT : unsigned(31 downto 0);
signal FRAM_READ_ADD : unsigned(18 downto 0);
signal FRAM_WRITE_INIT : unsigned(31 downto 0);
signal init done
: std ulagic :
  . std_uLogic;
signal clk_start : std_uLogic;
signal selector : unsignal ''
  signal init_done
                                 : unsigned(3 downto 0);
  -- An example of procedure (function which returns nothing)
  -- Here checks a value and log given error message if sim is not the same
  procedure checkMeas(
    msg:
                    string;
    measArg : std_ulogic) is
  begin
    std.textio.write(std.textio.output, "Testing " & msg & LF);
    assert (meas 1mhz = measArg)
       report ("meas_1mhz error - expected " & to_string(measArg)) severity error;
    if (meas_1mhz = measArg) then
       report " ** Ok" severity note;
```

```
end if;
    std.textio.write(std.textio.output, "========= & LF);
    -- Force clock synch.
    wait until clk'event and clk = '1';
  end procedure checkMeas;
BEGIN
                                                                  -- reset and clock
  rst <= sReset;
  sClock <= not sClock after clockPeriodInn/2;</pre>
  clk <= sClock;</pre>
  sClock_fpga <= not sClock_fpga after clockPeriod/2;</pre>
  fpga_sck <= sClock_fpga ;</pre>
                                                                  -- tester
  process
    variable state : std_ulogic := '0';
  begin
    -- Outputs default values
    sReset <= '1';
    acq_pretrig <= '0';</pre>
    acq trig <= '0';</pre>
    adc_sdo <= (others => '1');
    fpga_m <= (others => '0');
    fpga mosi <= '0';
    clk en <= '0';
    clk_start <= '0';</pre>
                                                                    -- TESTER MCU
    counter test <= (others => '0');
    count_memory <= (others => '0');
    count memoryMax <= (others => '1');
    ADC WRITE INIT <= "1010001010000000"; --1 010 00 10 10000000
    FRAM_READ_INIT <= SHIFT_LEFT(RESIZE("0000001100000",FRAM_READ_INIT),19);</pre>
    FRAM_WRDI_INIT <= "00000100";
    FRAM WREN INIT <= "00000110";
    pretrigVal <= "01010000";</pre>
    FRAM_WRITE_INIT <= SHIFT_LEFT(RESIZE("0000001000000",FRAM_READ_INIT),19);
    init_done <= '0';</pre>
    miso start <= '0';
    selector <= (others => '0');
    count miso <= (others => '0');
    FRAM_READ_ADD <= (others => '0');
    testInfo <= pad("Init", testInfo'length);</pre>
    wait for 20*clockPeriod;
```

```
sReset <= '0';
wait until rising edge(sClock fpga);
while true loop
  -- Wait until toggler should toggle
  wait for clockPeriod;
  if selector = "0000" then
    selector <= "1110";</pre>
  elsif selector = "1110" then
    fpga m <= "1110";
    if clk start = '0' then
      wait for clockPeriod;
      clk start <= '1';
    end if;
    acq_pretrig <= '1';</pre>
    fpga_mosi <= pretrigVal(pretrigVal'high);</pre>
    pretrigVal <= SHIFT_LEFT(pretrigVal, 1);</pre>
    counter_test <= counter_test+1 ;</pre>
      if counter_test = value_8 then
        counter test <= (others => '0');
        clk start <= '0';</pre>
        selector <= "0001";
        acq_pretrig <= '0';</pre>
      end if;
  elsif selector = "0001" then
    fpga m <= "0001";
    if clk start = '0' then
      wait for clockPeriod;
      clk_start <= '1';</pre>
    end if;
    fpga mosi <= ADC WRITE INIT(ADC WRITE INIT'HIGH);</pre>
    ADC_WRITE_INIT <= SHIFT_LEFT(ADC_WRITE_INIT, 1);
    counter test <= counter test +1;</pre>
    if counter_test = value_16-1 then
      counter_test <= (others => '0');
      clk_start <= '0';</pre>
      selector <= "1000";
    end if ;
  elsif selector = "1000" then
    fpga m <= "1000";
    if clk start = '0' then
      wait for clockPeriod;
      clk_start <= '1';</pre>
    end if;
    if init_done <= '0' then
      fpga_mosi <= FRAM_WREN_INIT(FRAM_WREN_INIT'high);</pre>
      FRAM_WREN_INIT <= SHIFT_LEFT(FRAM_WREN_INIT, 1);</pre>
      counter test <= counter test +1;</pre>
      if counter_test = value_8-1 then
        counter_test <= (others => '0');
```

```
clk_start <= '0';</pre>
      selector <= "1111";</pre>
    end if ;
  else
    fpga_mosi <= FRAM_WRITE_INIT(FRAM_WRITE_INIT'high);</pre>
    FRAM WRITE INIT <= SHIFT LEFT(FRAM WRITE INIT, 1);
    counter_test <= counter_test +1;</pre>
    if counter_test = value_32-1 then
      counter test <= (others => '0');
      clk_start <= '0';</pre>
      selector <= "1010";
    end if;
  end if ;
elsif selector = "1111" then
  fpga_m <= "1111";</pre>
  if clk start = '0' then
    wait for clockPeriod;
    clk_start <= '1';</pre>
  end if;
  counter_test <= counter_test +1;</pre>
    if counter_test = value_8-1 then
      counter test <= (others => '0');
      init_done <= '1';</pre>
      clk_start <= '0';</pre>
      selector <= "1000";
    end if;
elsif selector = "1010" then
  fpga m <= "1010";
  if clk start = '0' then
    wait for clockPeriod;
    clk_start <= '1';</pre>
  end if;
  count memory <= count memory+1;</pre>
  if count_memory = count_memoryMax then
    acq trig <= '1';</pre>
  end if;
  if out1 = '1' then
    clk_start <= '0';</pre>
    selector <= "1011";
  end if ;
elsif selector = "1011" then
  fpga m <= "1011";
  if clk start = '0' then
    wait for clockPeriod;
    clk_start <= '1';</pre>
  end if;
  if fpga_miso = '1' and miso_start = '0' then
    --count miso <= count miso+1;</pre>
    miso start <= '1';
    acq trig <= '0';
  elsif miso_start = '1' and count_miso <19 then</pre>
    count_miso <= count_miso+1;</pre>
```

```
FRAM_READ_ADD <= SHIFT_LEFT(FRAM_READ_ADD, 1);</pre>
          FRAM_READ_ADD(0) <= fpga_miso;</pre>
        elsif count miso = 19 and miso start = '1' then
          miso_start <= '0';</pre>
          count_miso <= (others => '0');
          FRAM READ INIT <= RESIZE(FRAM READ INIT+
                              RESIZE(FRAM_READ_ADD,
                                FRAM_READ_INIT),
                              FRAM READ INIT);
          clk_start <= '0';</pre>
          selector <= "0100";
        end if;
      elsif selector = "0100" then
        fpga_m <= "0100";
        if clk_start = '0' then
          wait for clockPeriod;
          clk_start <= '1';</pre>
        end if;
        fpga_mosi <= FRAM_READ_INIT(FRAM_READ_INIT'high);</pre>
        FRAM_READ_INIT <= SHIFT_LEFT(FRAM_READ_INIT, 1);</pre>
      end if;
      -- Invert state and loop
      state := not state;
    end loop;
  end process;
END ARCHITECTURE test;
```