# Harshith Kantamneni

kantamneniharshith@gmail.com | +1 (414) 916-5799 | linkedin.com/in/hk4231 | Portfolio Madison, Wisconsin – 53726, USA

M.S. ECE student specializing in ML-accelerated systems, embedded architecture, and CUDA optimization Actively seeking full-time roles in: ML + Hardware, Embedded Systems, Computer Architecture, Accelerators

### **EDUCATION**

#### University of Wisconsin-Madison

Madison, USA

M.S. in Electrical and Computer Engineering

Sep 2024 - Dec 2025

• Relevant Coursework: Advanced Computer Architecture 2, High Performance Computing, Machine Learning, Computer Architecture, Digital System Design

#### Vellore Institute of Technology

Amaravati, India

B. Tech in Electronics and Communication Engineering

Nov 2020 - May 2024

### **PROJECTS**

## ML-Guided CUDA Kernel Configuration

Jan 2025 – May 2025

Python, PyTorch, CUDA

GitHub

- Built a **PyTorch** model to predict optimal CUDA launch configurations based on matrix size.
- Integrated predictions into kernel launcher achieving 30% speedup over static tuning.
- Benchmarked kernel performance using timing-based scripts across varied matrix sizes.
- Compared runtime vs. configurations to validate prediction accuracy and stability.

#### ML-Based Partition Size Prediction for TDG Workloads

Jan 2025 – May 2025

Python, XGBoost

GitHub

- Engineered TDG and matrix workload features to train XGBoost for predicting optimal partition sizes.
- Reduced configuration tuning time by 25% with sub-5% error vs. exhaustive search.
- Validated model generalization across 5+ workloads and runtime conditions.

## 5-Stage Pipelined RISC Processor

Aug 2024 – Dec 2024

Verilog, ModelSim

- Designed a pipelined WISC-F24 ISA processor with hazard detection and full forwarding logic.
- Achieved 100% instruction coverage using cycle-accurate ModelSim testbench.
- $\bullet$  Simulated 10+ instruction sequences including control-flow and memory-access edge cases.

## Knight's Tour FSM Design

Aug 2024 – Dec 2024

System Verilog, Quartus Prime, ModelSim

- Developed pipelined FSM to solve the Knight's Tour problem, achieving timing closure at 333 MHz in Quartus synthesis.
- $\bullet$  Implemented UART-based debug interface for real-time state observation during simulation.
- Verified functionality through ModelSim across variable board sizes and edge patterns.

## Embedded CO/CO<sub>2</sub> Monitoring System

Aug 2024 – Dec 2024

FreeRTOS, C, PSoC 6, Altium Designer

- Developed FreeRTOS-based embedded system with custom I2C drivers for SCD-41 and MQ-7 sensors.
- Designed a 2-layer PCB and implemented UART logging with threshold-triggered alerts.
- Calibrated sensor thresholds and validated UART output integrity in variable gas conditions.

## EXPERIENCE

#### Society for Space Education, Research and Development

Bengaluru, India

Research Intern

Nov 2021 - Jan 2022

- Programmed ESP32 firmware for environmental telemetry and GPS data acquisition on balloon payload.
- Optimized startup sequence, reducing boot latency by 30%.

## SKILLS

- Languages: C, C++, Python, Verilog, SystemVerilog
- Tools: ModelSim, Quartus, Altium Designer, MATLAB, Simulink, Git, gem5, Synopsis Design Compiler
- Domains: ML for Hardware, Embedded Systems, Computer Architecture, RTL Design, PCB Design, CUDA, OpenMP
- Protocols: I2C, SPI, UART, CAN, CAN FD, LIN, UDS, WiFi, Bluetooth

#### ACHIEVEMENTS & LEADERSHIP

- Team Lead Communication Subsystem, Students for Space Exploration and Development (2022–2023)
- 3rd Prize, KRITAGYA National Hackathon 3.0 (2022–2023)