



Compilation et Analyse de Programmes (CAP)

Cahier de TD/TP, 2021-2022

Contents

I	war	rm-up: the target machine: RISCV	4
	1.1	The RISCV processor, instruction set	4
		1.1.1 Hand exercises	4
		1.1.2 Assembling, disassembling	5
	1.2	RISCV Simulator	5
		1.2.1 Finished?	7
A	RIS	CV Assembly Documentation (ISA), rv64g	8
	A.1	Installing the simulator and getting started	8
	A.2		8
	A.3	RISC-V Assembly Programmer's Manual - adapted for CAP and MIF08	8
		A.3.1 Copyright and License Information - Documents	8
		A.3.2 Registers	9
		A.3.3 Instructions	10
		A.3.4 Assembler directives for CAP and MIF08	11
		A.3.5 Assembler Relocation Functions	12
		A.3.6 Instruction encoding	
В	A bi	it of Python 3 & ANTLR4	15
	B.1	Python	15
	B.2	ANTLR4	15

Credits

This sequence of compilation labs has been inspired by those designed by C. Alias and G. Iooss for ENSL in 2013/2014 and for the analysis part, by S. Castellan and L. Gonnord in 2015/2016.

In 2016/17 we changed the support language for Python, and the target machine was the LC3, in 2017/18 LEIA and in 2018/19 SARUMAN. In 2018/19 we added a nice test infrastructure, thanks to Matthieu Moy. This year we change the target machine again (RISCV). All the material will be on the course webpages (bookmark now), for CAP:

https://etudes.ens-lyon.fr/course/view.php?id=4814

and for MIF08:

https://compil-lyon.gitlabpages.inria.fr/compil-lyon/index-MIF08.html

Teaching staff Here is the list of all people that were involved in the two courses "CAP" and "MIF08":

- 2016/2017: Guillaume Bouchard, Sylvain Brandel, Aurélien Cavelan, Thierry Excoffier, Serge Guelton, Laure Gonnord, Erwan Guillou, Nicolas Louvet, Lionel Morel, Xavier Urbain.
- 2017/2018: Aurore Alcolei, Guillaume Bouchard, Sylvain Brandel, Thierry Excoffier, Serge Guelton, Laure Gonnord, Valentin Lorentz, Juan Martinez, Matthieu Moy, Guillaume Salagnac, Xavier Urbain.
- 2018/2019: Laure Gonnord, Rémy Grünblatt, Matthieu Moy and Christan Docskal; Guillaume Bouchard, Sylvain Brandel, Thierry Excoffier, Nicolas Louvet, Loris Marchal, Juan Martinez, Guillaume Salagnac.
- 2019/2020: Laure Gonnord, Matthieu Moy, Ludovic Henrio and Marc de Vismes; Thierry Excoffier, Nicolas Louvet, Guillaume Bouchard, Laureline Pinault.
- 2020/21: Laure Gonnord, Matthieu Moy, Ludovic Henrio, Gabriel Radanne and Paul Ianneta.
- 2021/22: Laure Gonnord, Matthieu Moy, Ludovic Henrio, Gabriel Radanne, Nicolas Chappe and Rémi Di Guardia.

-Lab 1-

Warm-up: the target machine: RISCV

Objective

- Be familiar with the RISCV instruction set.
- Understand how it executes on the RISCV processor with the help of a simulator.
- Write simple programs, assemble, execute.

1.1 The RISCV processor, instruction set

EXERCISE #1 **► Lab preparation**

Clone the github repository for this year's labs:

```
git clone https://github.com/Drup/cap-labs21.git
```

You should already have installed the RISCV tool-chain. If not, follow the instructions to compile riscv-xxx-gcc and spike on your machine (see INSTALL.md file). On the ENS machines, all installations have been done for you. However, you still have to add the following lines to your .bashrc:

```
RISCV="/usr/local/riscv/bin/" export PATH="$RISCV/bin:$PATH"
```

EXERCISE #2 \triangleright RISCV C-compiler and simulator, first test

In the directory TP01/code/:

- Compile the provided file ex1.c with: riscv64-unknown-elf-gcc ex1.c -o ex1.riscv It produces a RISCV binary.
- Execute the binary with the RISCV simulator:

```
spike pk ex1.riscv
```

This should print 42. If you get a runtime exception, try running spike -m100 pk ex1.riscv instead: this limits the RAM usage of spike to 100 MB (the default is 2 GB).

• The corresponding RISCV can be obtained in a more readable format by: riscv64-unknown-elf-gcc ex1.c -S -o ex1.s -fverbose-asm

(have a look at the generated .s file!)

The objective of this sequence of labs is to design **our own (subset of) C compiler for** RISCV.

EXERCISE #3 **▶ Documents**

Some documentation can be found in the RISCV ISA on the course webpage and in Appendix A.

```
https://compil-lyon.gitlabpages.inria.fr/
```

In the architecture course, you already saw a version of the target machine RISCV. The instruction set is depicted in Appendix A.

1.1.1 Hand exercises

EXERCISE #4 ► TD

On paper, write (in RISCV assembly language) a program which initializes the t_0 register to 1 and increments it until it becomes equal to 8.

EXERCISE #5 ► TD: sum

Write a program in RISCV assembly that computes the sum of the 10 first positive integers (excluded 10).

1.1.2 Assembling, disassembling

EXERCISE #6 \triangleright Hand assembling, simulation of the hex code

Assemble by hand (on paper) the instructions:

```
.globl main
main:
   addi a0, a0, 1
   bne a0, a0, main
end:
   ret
```

You will need the set of instructions of the RISCV machine and their associated opcode. All the info is in the ISA documentation.

To check your solution (after you did the job manually), you can redo the assembly using the toolchain:

```
riscv64-unknown-elf-as -march=rv64g asshand.s -o asshand.o
```

asshand.o is an ELF file which contains both the compiled code and some metadata (you can try hexdump asshand.o to view its content, but it's rather large and unreadable). The tool objdump allows extracting the code section from the executable, and show the binary code next to its disassembled version:

```
riscv64-unknown-elf-objdump -d asshand.o
```

Check that the output is consistent with what you found manually.

EXERCISE #7 \triangleright Hand disassembling

Guess a RISCV program that assembles itself into:

Listing 1.1: disass.lst

```
disass.o: format de fichier elf64-littleriscv
```

Déassemblage de la section .text:

0000000000000000 <main>:

```
0: 00128313 xx
4: ffdff06f yy
8: 00008067 zz
```

From now on, we are going to write programs using an easier approach. We are going to write instructions using the RISCV assembly.

1.2 RISCV Simulator

EXERCISE #8 ► **Execution and debugging**

See https://www.lowrisc.org/docs/tagged-memory-v0.1/spike/for details on the Spike simulator.

test_print.s is a small but complete example using Risc-V assembly. It uses the println_string, print_int, print_char and newline functions provided to you in libprint.s. Each function can be called with call print_... and prints the content of register a0 (call newline takes no input and prints a newline character).

- First test assembling and simulation on the file test_print.s: riscv64-unknown-elf-as -march=rv64g test_print.s -o test_print.o
- 2. Optionally, run riscv64-unknown-elf-objdump -D as in previous exercise. The -D option shows all sections, including .rodata.
- 3. The libprint.s library must be assembled too:

riscv64-unknown-elf-as -march=rv64g libprint.s -o libprint.o

4. We now link these files together to get an executable:

riscv64-unknown-elf-gcc test_print.o libprint.o -o test_print

The generated test_print file should be executable, but since it uses the Risc-V ISA, we can't execute it natively (try./test_print, you'll get an error like Exec format error).

5. Run the simulator:

```
spike pk ./test_print
The output should look like:
bbl loader
HI MIF08!
42
a
```

The first line comes from the simulator itself, the next two come from the println_string, print_int and print_char calls in the assembly code.

6. We can also view the instructions while they are executed:

```
spike -l pk ./test_print
```

Unfortunately, this shows all the instructions in pk (Proxy Kernel, a kind of mini operating system), and is mostly unusable. Alternatively, we can run a step-by-step simulation starting from a given symbol. To run the instructions in main, we first get the address of main in the executable:

```
$ riscv64-unknown-elf-nm test_print | grep main
00000000001015c T main
```

This means: main is a symbol defined in the .text section (T in the middle column), it is global (capital T), and its address is 1015c. Now, run spike in debug mode (-d) and execute code up to this address (until pc 0 1015c, i.e. "Until the program counter of core 0 reaches 1015c"). Press Return to move to the next instruction and q to quit:

```
$ spike -d pk ./test_print
: until pc 0 1015c
bbl loader
core
       0: 0x000000000001015c (0xff010113) addi
                                                   sp, sp, -16
       0: 0x0000000000010160 (0x00113423) sd
core
                                                   ra, 8(sp)
core
       0: 0x0000000000010164 (0x0001d7b7) lui
                                                   a5. 0x1d
       0: 0x0000000000010168 (0x02078513) addi
                                                   a0, a5, 32
core
: q
$
```

Remark: For your labs, you may want to assemble and link with a single command (which can also do the compilation if you provide . c files on the command-line):

```
riscv64-unknown-elf-gcc -march=rv64g libprint.s test_print.s -o main
```

In real-life, people run compilation+assembly and link as two different commands, but use a build system like a Makefile to re-run only the right commands.

EXERCISE #9 \triangleright Algo in RISCV assembly

Write (in minmax.s) a program in RISCV assembly that computes the min of two integers, and stores the result in a precise location of the memory that has the label min. Try with different values. We use 64 bits of memory to store ints, i.e., use .dword directive and ld and sd instructions.

EXERCISE #10 ► (Advanced) Algo in RISCV assembly

Write and execute the following programs in assembly:

• Count the number of non-nul bits of a given integer, print the result.

• Draw squares and triangles of stars (character '*') of size *n*, *n* being stored somewhere in memory. Examples:

```
n=3 square:
***
***
n=3 triangle:
*
**
```

1.2.1 Finished?

If you're done with the lab, do the python tutorial at the following address:

https://docs.python.org/fr/3.5/tutorial/

Appendix A

RISCV Assembly Documentation (ISA), rv64g

About

- RISCV is an open instruction set initially developed by Berkeley University, used among others by Western Digital, Alibaba and Nvidia.
- We are using the rv64g instruction set: Risc-V, 64 bits, General purpose (base instruction set, and extensions for floating point, atomic and multiplications), without compressed instructions. In practice, we will use only 32 bits instructions (and very few of floating point instructions).
- Document: Laure Gonnord and Matthieu Moy, for CAP and MIF08.

This is a simplified version of the machine, which is (hopefully) conform to the chosen simulator.

A.1 Installing the simulator and getting started

To get the RISCV assembler and simulator, follow instructions of the first lab (git pull on the course lab repository).

A.2 The RISCV architecture

Here is an example of RISCV assembly code snippet (a proper main function would be needed to execute it, cf. course and lab):

```
addi a0, zero, 17 # initialisation of a register to 17
loop:
  addi a0, a0, -1 # subtraction of an immediate
  j loop # equivalent to jump xx
```

The rest of the documentation is adapted from https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md and https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf

A.3 RISC-V Assembly Programmer's Manual - adapted for CAP and MIF08

A.3.1 Copyright and License Information - Documents

The RISC-V Assembly Programmer's Manual is

© 2017 Palmer Dabbelt palmer@dabbelt.com © 2017 Michael Clark michaeljclark@mac.com © 2017 Alex Bradbury asb@lowrisc.org

It is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at https://creativecommons.org/licenses/by/4.0/.

- Official Specifications webpage: https://riscv.org/specifications/
- Latest Specifications draft repository: https://github.com/riscv/riscv-isa-manual

This document has been modified by Laure Gonnord & Matthieu Moy, in 2019.

A.3.2 Registers

Registers are the most important part of any processor. RISC-V defines various types, depending on which extensions are included: The general registers (with the program counter), control registers, floating point registers (F extension), and vector registers (V extension). We won't use control nor F or V registers.

General registers

The RV32I base integer ISA includes 32 registers, named x0 to x31. The program counter PC is separate from these registers, in contrast to other processors such as the ARM-32. The first register, x0, has a special function: Reading it always returns 0 and writes to it are ignored.

In practice, the programmer doesn't use this notation for the registers. Though x1 to x31 are all equally general-use registers as far as the processor is concerned, by convention certain registers are used for special tasks. In assembler, they are given standardized names as part of the RISC-V **application binary interface** (ABI). This is what you will usually see in code listings. If you really want to see the numeric register names, the -M argument to objdump will provide them.

Register	ABI	Use by convention	Preserved?
x0	zero	hardwired to 0, ignores writes	n/a
x1	ra	return address for jumps	no
x2	sp	stack pointer	yes
x3	gp	global pointer	n/a
x4	tp	thread pointer	n/a
x5	t0	temporary register 0	no
x6	t1	temporary register 1	no
x7	t2	temporary register 2	no
x8	s0 or fp	saved register 0 or frame pointer	yes
x9	s1	saved register 1	yes
x10	a0	return value or function argument 0	no
x11	al	return value <i>or</i> function argument 1	no
x12	a2	function argument 2	no
x13	a3	function argument 3	no
x14	a4	function argument 4	no
x15	a5	function argument 5	no
x16	a6	function argument 6	no
x17	a7	function argument 7	no
x18	s2	saved register 2	yes
x19	s3	saved register 3	yes
x20	s4	saved register 4	yes
x21	s5	saved register 5	yes
x22	s6	saved register 6	yes
x23	s7	saved register 6	yes
x24	s8	saved register 8	yes
x25	s9	saved register 9	yes
x26	s10	saved register 10	yes
x27	s11	saved register 11	yes
x28	t3	temporary register 3	no
x29	t4	temporary register 4	no
x30	t5	temporary register 5	no
x31	t6	temporary register 6	no
pc	(none)	program counter	n/a

Registers of the RV32I. Based on RISC-V documentation and Patterson and Waterman "The RISC-V Reader" (2017)

As a general rule, the saved registers s0 to s11 are preserved across function calls, while the argument

registers a0 to a7 and the **temporary registers** t0 to t6 are not. The use of the various specialized registers such as sp by convention will be discussed later in more detail.

A.3.3 Instructions

Arithmetic

```
add, addi, sub, classically.

addi a0, zero, 42

initialises a0 to 42.
```

Labels

Text labels are used as branch, unconditional jump targets and symbol offsets. Text labels are added to the symbol table of the compiled module.

```
loop:
    j loop
```

Jumps and branches target is encoded with a relative offset. It is relative to the beginning of the current instruction. For example, the self-loop above corresponds to an offset of 0.

Branching

Test and jump, within the same instruction:

```
beq a0, a1, end
```

tests whether a0=a1, and jumps to 'end' if its the case.

Absolute addressing

The following example shows how to load an absolute address:

which generates the following assembler output and relocations as seen by objdump:

Relative addressing

The following example shows how to load a PC-relative address:

which generates the following assembler output and relocations as seen by objdump:

```
0000000000000000 <_start>:
```

Load Immediate

The following example shows the li pseudo instruction which is used to load immediate values:

```
li a0, 0x76543210
```

which generates the following assembler output as seen by objdump (generated code will be different depending on the constant):

```
0: 76543537 lui a0,0x76543
4: 2105051b addiw a0,a0,528
```

Load Address

The following example shows the la pseudo instruction which is used to load symbol addresses:

A.3.4 Assembler directives for CAP and MIF08

Both the RISC-V-specific and GNU .-prefixed options. The following table lists assembler directives:

Directive	Arguments	Description
.align	integer	align to power of 2 (alias for .p2align)

Directive	Arguments	Description
.file	"filename"	emit filename FILE LOCAL symbol table
.globl	symbol_name	emit symbol_name to symbol table (scope GLOBAL)
.local	symbol_name	emit symbol_name to symbol table (scope LOCAL)
.section	[{.text,.data,.rodata,.bss}]	emit section (if not present, default .text) and make current
.size	symbol, symbol	accepted for source compatibility
.text		emit .text section (if not present) and make current
.data		emit .data section (if not present) and make current
.rodata		emit .rodata section (if not present) and make current
.string	"string"	emit string
.equ	name, value	constant definition
.word	expression [, expression]*	32-bit comma separated words
.balign	b,[pad_val=0]	byte align
.zero	integer	zero bytes

A.3.5 Assembler Relocation Functions

The following table lists assembler relocation expansions:

Assembler Notation	Description	Instruction / Macro		
%hi(symbol)	Absolute (HI20)	lui		
%lo(symbol)	Absolute (LO12)	load, store, add		
%pcrel_hi(symbol)	PC-relative (HI20)	auipc		
%pcrel_lo(label)	PC-relative (LO12)	load, store, add		

A.3.6 Instruction encoding

 $\label{lem:composition} \textbf{Credit} \quad \text{This is a subset of the RISC-V greencard, by James Izhu, licence CC by SA, $$https://github.com/jameslzhu/riscv-card$$

Core Instruction Formats

31	27	26	25	24	20	19		15	14	12	11	7	6		0	
	func	ct7		rs	32		rs1		fun	ct3		rd	0]	pcode		R-type
	i	mm[11:0)]			rs1		fun	ct3		rd	0]	pcode		I-type
i	mm[11:5]		rs	32		rs1		fun	ct3	im	m[4:0]	0]	pcode		S-type
im	imm[12 10:5]		rs	32		rs1		fun	ct3	imm	[4:1 11]	0]	pcode		B-type	
imm[31:12]										rd	0]	pcode		U-type		
imm[20 10:1 11 19:1							9:12]					rd	0]	pcode		J-type

RV32I Base Integer Instructions - CAP subset

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2	
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
or	OR	R	0110011	0x6	00x0	rd = rs1 rs2	
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2	
slt	Set Less Than	R	0110011	0x2	00x0	rd = (rs1 < rs2)?1:0	
sltu	Set Less Than (U)	R	0110011	0x3	00x0	rd = (rs1 < rs2)?1:0	zero-extends
addi	ADD Immediate	I	0010011	0x0		rd = rs1 + imm	
xori	XOR Immediate	I	0010011	0x4		rd = rs1 ^ imm	
ori	OR Immediate	I	0010011	0x6		rd = rs1 imm	
andi	AND Immediate	I	0010011	0x7		rd = rs1 & imm	
1b	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]	
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]	
lbu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
SW	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	
bge	Branch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += imm	
bltu	Branch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	zero-extends
bgeu	Branch ≥ (U)	В	1100011	0x7		if(rs1 >= rs2) PC += imm	zero-extends
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	I	1100111	0x0		rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm	U	0110111			rd = imm << 12	
auipc	Add Upper Imm to PC	U	0010111			rd = PC + (imm << 12)	

Pseudo Instructions

auipc rd, symbol[31:12] abif rd, rd, symbol[11:0] {lb lh lw ld} rd, symbol {lb lh lw ld} rd, symbol[11:0](rd) auipc rt, symbol[31:12] {lb lh lw d rd, symbol[11:0](rt) auipc rt, symbol[31:12] {flw fd d rd, symbol, rt {fsw fsd rd, symbol [11:0](rt) nop addi x0, x0, 0 No operation lir rd, immediate mv rd, rs addi rd, rs, 0 No operation lir rd, immediate mv rd, rs addi rd, rs, 0 No operation lir rd, immediate mv rd, rs addi rd, rs, 0 No operation liveline Nour descomplement Two's complement Tou'ne Tou'ne Tou'ne Tou'ne Tou'ne Tou'ne Tou'ne Tou'ne	Pseudoinstruction	Base Instruction(s)	Meaning
The	la rd, symbol		Load address
Sb sh sw sd rd, symbol, rt symbol stille still			
Solicy S	{lb lh lw ld} rd, symbol		Load global
Solishiswisal ra, Symbol, rt Solishiswisal rd, symbol [11:0](rt) auipc rt, symbol [31:12] floating-point load global fly(d] rd, symbol [11:0](rt) auipc rt, symbol [31:12] floating-point store global			
{flw fld} rd, symbol, rt auipc rt, symbol[31:12] fl{w d} rd, symbol[11:0](rt) auipc rt, symbol[31:12] fs{w d} rd, symbol[11:0](rt) Floating-point load global nop addi x0, x0, 0 No operation li rd, immediate Myriad sequences Load immediate mv rd, rs addi rd, rs, 0 Copy register not rd, rs sub rd, x0, rs Two's complement neg rd, rs sub rd, x0, rs Two's complement word seqt rd, rs sub rd, x0, rs Two's complement word seqt rd, rs sub rd, x0, rs Sign extend word seqt rd, rs sltu rd, rs, 1 Set if = zero snez rd, rs sltu rd, rs, 1 Set if ≠ zero sltz rd, rs sltu rd, x0, rs Set if ≠ zero sgtz rd, rs sltu rd, x0, rs Set if ≠ zero sgtz rd, rs slt rd, rs, rs Set if ≥ zero sgtz rd, rs fsgnj.s rd, rs, rs Copy single-precision register fmw.s rd, rs fsgnj.s rd, rs, rs Single-precision negate fmw.s rd, rs fsgnj.s rd, rs, rs Single-precision negate fmy.d rd, rs fsgnj.d rd, rs, rs Single-precision negate fmw.d rd, rs <td< td=""><td>{sb sh sw sd} rd, symbol, rt</td><td></td><td>Store global</td></td<>	{sb sh sw sd} rd, symbol, rt		Store global
ffsw fsd			
fsw fsd} rd, symbol, rt	{flw fld} rd, symbol, rt		Floating-point load global
Test			
No operation 1i rd, immediate Myriad sequences Load immediate Myriad sequences Load immediate Myriad sequences Load immediate Mort A, rs addi rd, rs, 0 Copy register	{fsw fsd} rd, symbol, rt		Floating-point store global
li rd, immediate Myriad sequences Load immediate mv rd, rs addi rd, rs, 0 Copy register not rd, rs xori rd, rs, -1 One's complement neg rd, rs sub rd, x0, rs Two's complement negw rd, rs addiw rd, rs, 0 Sign extend word sext.w rd, rs addiw rd, rs, 0 Sign extend word sext.w rd, rs altiu rd, rs, 1 Set if = zero snez rd, rs sltu rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, rs, x0 Set if ≠ zero sltz rd, rs slt rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, x0, rs Set if ≠ zero sltz rd, rs fsgnjx.s rd, rs, rs Copy single-precision negate fabs.s rd, rs fsgnjx.s rd, rs, rs Single-precision absol	nop		No operation
mv rd, rs not rd, rs not rd, rs not rd, rs not rd, rs sub rd, x0, rs sub rd, x0, rs regy rd, rs sext.w rd, rs sext.w rd, rs seqz rd, rs seqz rd, rs sett.w rd, rs sett.w rd, rs seqz rd, rs seqz rd, rs sett.rd, rs seqz rd, rs sequ rd, rs seqz rd, rs sequ rd,	-		
not rd, rs neg rd, rs neg rd, rs sub rd, x0, rs subw rd, x0, rs Two's complement Two's complement Two's complement Two's complement Two's complement Sign extend word Set if < zero Set if < zero Sop iif extend			
neg rd, rs sub rd, x0, rs Two's complement negw rd, rs subw rd, x0, rs Two's complement word sext.w rd, rs addiw rd, rs, 0 Sign extend word seqz rd, rs sltu rd, rs, 1 Set if = zero snez rd, rs sltu rd, x0, rs Set if ≠ zero snez rd, rs sltu rd, x0, rs Set if ≠ zero sgtz rd, rs sltu rd, x0, rs Set if ≥ zero sgtz rd, rs slt rd, x0, rs Set if ≥ zero sgtz rd, rs slt rd, x0, rs Set if > zero fmv.s rd, rs fsgnj.s rd, rs, rs Copy single-precision register fabs.s rd, rs fsgnj.s rd, rs, rs Single-precision absolute value fme,s rd, rs fsgnj.s rd, rs, rs Copy double-precision register fabs.d rd, rs fsgnj.d rd, rs, rs Double-precision absolute value fmed.d rd, rs fsgnj.d rd, rs, rs Double-precision negate bedz rs, offset beq rs, x0, offset Branch if ≥ zero bedz rs, offset beg rs, x0, offset Branch if ≥ zero blez rs, offset bg x0, rs, offset Branch if ≥ zero </td <td>•</td> <td></td> <td></td>	•		
negw rd, rs subw rd, x0, rs Two's complement word sext.w rd, rs addiw rd, rs, 0 Sign extend word seqz rd, rs sltu rd, x0, rs Set if = zero snez rd, rs sltu rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, x0, rs Set if > zero sgtz rd, rs slt rd, x0, rs Set if > zero fmv.s rd, rs fsgnjs rd, rs, rs Copy single-precision register fabs.s rd, rs fsgnjx.s rd, rs, rs Single-precision absolute value fneg.s rd, rs fsgnjn.s rd, rs, rs Single-precision absolute value fneg.s rd, rs fsgnjn.s rd, rs, rs Copy double-precision register fabs.d rd, rs fsgnjn.d rd, rs, rs Double-precision negate fmv.d rd, rs fsgnjx.d rd, rs, rs Double-precision negate fmeg.d rd, rs fsgnjx.d rd, rs, rs Double-precision negate beqz rs, offset beq rs, x0, offset Branch if = zero bnez rs, offset beq rs, x0, offset Branch if ≥ zero blez rs, offset bg x0, rs, offset Branch if ≥ zero bgz rs, offset blt rs, x0, offset </td <td>•</td> <td></td> <td></td>	•		
seqz rd, rs seqz rd, rs sltiu rd, rs, 1 Set if = zero snez rd, rs sltu rd, x0, rs Set if ≠ zero sltz rd, rs sltu rd, x0, rs Set if ≠ zero Set if < zero Single-precision register fexo. d rd, rs Single-precision negate Single-precision negate Copy double-precision negate Copy double-precision negate Copy double-precision negate Single-precision negate Copy double-precision negate Copy double-precision negate Single-precision negate Copy double-precision negate Copy double-p			
seqz rd, rs sltu rd, rs, 1 Set if = zero snez rd, rs sltu rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, rs, x0 Set if < zero			
snez rd, rs sltu rd, x0, rs Set if ≠ zero sltz rd, rs slt rd, rs, x0 Set if < zero sgtz rd, rs slt rd, x0, rs Set if < zero fmv.s rd, rs fsgnj.s rd, rs, rs Copy single-precision register fabs.s rd, rs fsgnjx.s rd, rs, rs Single-precision absolute value fneg.s rd, rs fsgnjx.s rd, rs, rs Single-precision negate fmv.d rd, rs fsgnj.d rd, rs, rs Copy double-precision negate fmv.d rd, rs fsgnj.d rd, rs, rs Double-precision negate fmv.d rd, rs fsgnjx.d rd, rs, rs Double-precision negate fmv.d rd, rs fsgnjx.d rd, rs, rs Double-precision negate fmed.d rs fsgnjx.d rd, rs, rs Double-precision negate bez rs, offset beq rs, x0, offset Branch if = zero bnez rs, offset bne rs, x0, offset Branch if ≠ zero blz rs, offset bge rs, x0, offset Branch if ≤ zero bgz rs, offset blt rs, x0, offset Branch if ≤ zero bgt rs, rt, offset blt rt, rs, offset Branch if ≤ zero bgt rs, rt, offset blt rt, rs			-
sltz rd, rs slt rd, rs, x0 Set if < zero sgtz rd, rs slt rd, x0, rs Set if > zero fmv.s rd, rs fsgnj.s rd, rs, rs Copy single-precision register fabs.s rd, rs fsgnjx.s rd, rs, rs Single-precision absolute value fnegs rd, rs fsgnjn.s rd, rs, rs Single-precision negate fmv.d rd, rs fsgnj.d rd, rs, rs Copy double-precision register fabs.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision negate bez rs, offset beq rs, x0, offset Branch if ≥ zero blez rs, offset bg x0, rs, offset Br			
sgtz rd, rs slt rd, x0, rs Set if > zero fmv.s rd, rs fsgnj.s rd, rs, rs Copy single-precision register fabs.s rd, rs fsgnjx.s rd, rs, rs Single-precision absolute value fneg.s rd, rs fsgnjn.s rd, rs, rs Single-precision absolute value fnw.d rd, rs fsgnjn.d rd, rs, rs Copy double-precision register fabs.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjn.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision negate bed rs, x0, offset Branch if = zero bnez rs, offset bed rs, x0, offset Branch if ≠ zero blez rs, offset bge x0, rs, offset Branch if ≠ zero bltz rs, offset bge rs, x0, offset Branch if ≥ zero bltz rs, offset blt rs, x0, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > zero bgt rs, rt, offset bge rt, rs, offset Branch if > zero bgt rs, r	•		
fmv.s rd, rs fsgnj.s rd, rs, rs Copy single-precision register fabs.s rd, rs fsgnjx.s rd, rs, rs Single-precision absolute value fneg.s rd, rs fsgnjx.s rd, rs, rs Single-precision negate fmv.d rd, rs fsgnjd rd, rs, rs Copy double-precision register fabs.d rd, rs fsgnjx.d rd, rs, rs Double-precision negate fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision negate beqz rs, offset beq rs, x0, offset Branch if = zero bnez rs, offset beq rs, x0, offset Branch if ≠ zero blz rs, offset bge rs, x0, offset Branch if ≠ zero blz rs, offset bge rs, x0, offset Branch if ≥ zero blz rs, offset blt rs, x0, offset Branch if > zero bgt rs, rt, offset blt x0, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > zero bgt rs, rt, offset bge rt, rs, offset Branch if > zero	sgtz rd, rs		Set if > zero
fabs.s rd, rs fsgnjx.s rd, rs, rs fsgnjn.s rd, rs, rs Gopy double-precision negate fmv.d rd, rs fsgnjx.d rd, rs, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjx.d rd, rs, rs Double-precision negate beqz rs, offset beq rs, x0, offset beq rs, x0, offset beq rs, x0, offset beq rs, x0, offset bez rs, offset beg rs, x0, offset begr rs, rt, offset begr rs, offset begr rs, rt, offset begr rs, offset begr rs, rt, offset begr rs, x0, offset branch if ≥ zero branc		fsgnj.s rd, rs, rs	Copy single-precision register
fmv.d rd, rs fsgnj.d rd, rs, rs Copy double-precision register fabs.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjn.d rd, rs, rs Double-precision negate beqz rs, offset beq rs, x0, offset Branch if = zero bnez rs, offset bne rs, x0, offset Branch if ≠ zero blez rs, offset bge x0, rs, offset Branch if ≤ zero blez rs, offset bge rs, x0, offset Branch if ≤ zero bgez rs, offset blt rs, x0, offset Branch if ≤ zero bltz rs, offset blt rs, x0, offset Branch if ≤ zero bgtz rs, offset blt x0, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > ble rs, rt, offset blt rt, rs, offset Branch if > ble rs, rt, offset bge rt, rs, offset Branch if > ble rs, rt, offset bge rt, rs, offset Branch if > unsigned bleu rs, rt, offset bltu rt, rs, offset Branch if > unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x0, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jal x1, offset[31:12] jalr x1, x1, offset[11:0] Tail call far-away subroutine	fabs.s rd, rs		
fabs.d rd, rs fsgnjx.d rd, rs, rs Double-precision absolute value fneg.d rd, rs fsgnjn.d rd, rs, rs Double-precision negate beqz rs, offset beq rs, x0, offset Branch if = zero bnez rs, offset bne rs, x0, offset Branch if ≠ zero blez rs, offset bge x0, rs, offset Branch if ≥ zero blez rs, offset bge rs, x0, offset Branch if ≥ zero bltz rs, offset blt rs, x0, offset Branch if ≥ zero bltz rs, offset blt rs, x0, offset Branch if > zero bltz rs, offset blt x0, rs, offset Branch if > zero btt rs, rt, offset blt rt, rs, offset Branch if > branch if > branch if > branch if > zero btt rs, rt, offset blt rs, rt, offset blt rt, rs, offset Branch if > branch if > zero btt rs, rt, offset bleu rs, rt, offset	fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate
fneg.d rd, rsfsgnjn.d rd, rs, rsDouble-precision negatebeqz rs, offsetbeq rs, x0, offsetBranch if = zerobnez rs, offsetbne rs, x0, offsetBranch if ≠ zeroblez rs, offsetbge x0, rs, offsetBranch if ≤ zerobgez rs, offsetbge rs, x0, offsetBranch if ≥ zerobltz rs, offsetblt rs, x0, offsetBranch if < zero	fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision register
beqz rs, offset beq rs, x0, offset Branch if = zero bnez rs, offset bne rs, x0, offset Branch if ≠ zero blez rs, offset bge x0, rs, offset Branch if ≤ zero bgez rs, offset bge rs, x0, offset Branch if ≤ zero bltz rs, offset blt rs, x0, offset Branch if ≤ zero bltz rs, offset blt rs, x0, offset Branch if < zero bgtz rs, offset blt x0, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > branch if ≤ bet rs, rt, offset bge rt, rs, offset Branch if ≤ bgtu rs, rt, offset bltu rt, rs, offset Branch if > bet rs, rt, offset bltu rt, rs, offset Branch if > nunsigned bleu rs, rt, offset bgeu rt, rs, offset Branch if ≤, unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x0, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jalr x1, x1, offset[31:12] jalr x1, x1, offset[11:0] auipc x6, offset[31:12] jalr x0, x6, offset[11:0] Tail call far-away subroutine	fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision absolute value
bnez rs, offset bne rs, x0, offset Branch if ≠ zero blez rs, offset bge x0, rs, offset Branch if ≤ zero bgez rs, offset bge rs, x0, offset Branch if ≤ zero bltz rs, offset blt rs, x0, offset Branch if < zero bgtz rs, offset blt x0, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > zero bgt rs, rt, offset bge rt, rs, offset Branch if ≤ bgu rs, rt, offset bge rt, rs, offset Branch if >, unsigned bleu rs, rt, offset bgeu rt, rs, offset Branch if ≤, unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x1, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jalr x1, x1, offset[31:12] jalr x1, x1, offset[11:0] auipc x6, offset[31:12] jalr x0, x6, offset[11:0] Tail call far-away subroutine	fneg.d rd, rs	fsgnjn.d rd, rs, rs	Double-precision negate
blez rs, offset bge x0, rs, offset Branch if ≤ zero bgez rs, offset bge rs, x0, offset Branch if ≥ zero bltz rs, offset blt rs, x0, offset Branch if ≥ zero bgtz rs, offset blt x0, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > ble rs, rt, offset bge rt, rs, offset Branch if > manch if	beqz rs, offset	beq rs, x0, offset	Branch if = zero
bgez rs, offset bge rs, x0, offset Branch if≥zero bltz rs, offset blt rs, x0, offset Branch if≥zero bgtz rs, offset blt x0, rs, offset Branch if>zero bgt rs, rt, offset blt rt, rs, offset Branch if> ble rs, rt, offset bge rt, rs, offset Branch if> bgu rs, rt, offset bge rt, rs, offset Branch if> bgu rs, rt, offset bltu rt, rs, offset Branch if>, unsigned bleu rs, rt, offset bgeu rt, rs, offset Branch if≤, unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x1, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jalr x1, x1, offset[31:12] jalr x1, x1, offset[31:12] jalr x0, x6, offset[31:12] Tail call far-away subroutine	bnez rs, offset	bne rs, x0, offset	Branch if ≠ zero
bltz rs, offset blt rs, x0, offset Branch if < zero bgtz rs, offset blt x0, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > ble rs, rt, offset bge rt, rs, offset Branch if ≤ bgtu rs, rt, offset bltu rt, rs, offset Branch if ≤ bgtu rs, rt, offset bltu rt, rs, offset Branch if >, unsigned bleu rs, rt, offset bgeu rt, rs, offset Branch if ≤, unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x1, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jalr x1, x1, offset[31:12] jalr x1, x1, offset[11:0] tail offset jalr x0, x6, offset[11:0] Tail call far-away subroutine	blez rs, offset	bge x0, rs, offset	Branch if ≤ zero
bgtz rs, offset blt x0, rs, offset Branch if > zero bgt rs, rt, offset blt rt, rs, offset Branch if > ble rs, rt, offset bge rt, rs, offset Branch if ≤ bgtu rs, rt, offset bltu rt, rs, offset Branch if >, unsigned bleu rs, rt, offset bgeu rt, rs, offset Branch if ≤, unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x1, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jalr x1, x1, offset[31:12] jalr x1, x1, offset[31:12] tail offset jalr x0, x6, offset[11:0] Tail call far-away subroutine	bgez rs, offset		Branch if ≥ zero
bgt rs, rt, offset blt rt, rs, offset Branch if > ble rs, rt, offset bge rt, rs, offset Branch if ≤ bgtu rs, rt, offset bltu rt, rs, offset Branch if >, unsigned bleu rs, rt, offset bgeu rt, rs, offset Branch if ≤, unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x1, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jalr x1, x1, offset[31:12] jalr x1, x1, offset[11:0] tail offset jalr x0, x6, offset[11:0] Tail call far-away subroutine			
ble rs, rt, offset bge rt, rs, offset Branch if ≤ bgtu rs, rt, offset bltu rt, rs, offset Branch if >, unsigned bleu rs, rt, offset bgeu rt, rs, offset Branch if ≤, unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x1, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jalr x1, x1, offset[31:12] jalr x1, x1, offset[31:12] tail offset jalr x0, x6, offset[11:0] Tail call far-away subroutine			
bgtu rs, rt, offset bltu rt, rs, offset Branch if >, unsigned bleu rs, rt, offset bgeu rt, rs, offset Branch if ≤, unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x1, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jalr x1, x1, offset[31:12] tail offset jalr x0, x6, offset[31:12] tail offset jalr x0, x6, offset[11:0] Tail call far-away subroutine			
bleu rs, rt, offset bgeu rt, rs, offset Branch if ≤, unsigned j offset jal x0, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x1, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset jalr x1, x1, offset[31:12] tail offset jalr x0, x6, offset[31:12] tail offset jalr x0, x6, offset[11:0] Tail call far-away subroutine	· · ·	5 , ,	
j offset jal x0, offset Jump jal offset jal x1, offset Jump and link jr rs jalr x0, rs, 0 Jump register jalr rs jalr x1, rs, 0 Jump and link register ret jalr x0, x1, 0 Return from subroutine call offset auipc x1, offset[31:12] jalr x1, x1, offset[11:0] tail offset jalr x0, x6, offset[11:0] Tail call far-away subroutine			· ·
jal offsetjal x1, offsetJump and linkjr rsjalr x0, rs, 0Jump registerjalr rsjalr x1, rs, 0Jump and link registerretjalr x0, x1, 0Return from subroutinecall offsetauipc x1, offset[31:12] jalr x1, x1, offset[11:0]Call far-away subroutinetail offsetauipc x6, offset[31:12] jalr x0, x6, offset[11:0]Tail call far-away subroutine			_
jr rsjalr x0, rs, 0Jump registerjalr rsjalr x1, rs, 0Jump and link registerretjalr x0, x1, 0Return from subroutinecall offsetauipc x1, offset[31:12] jalr x1, x1, offset[11:0]Call far-away subroutinetail offsetauipc x6, offset[31:12] jalr x0, x6, offset[11:0]Tail call far-away subroutine	_		_
jalr rsjalr x1, rs, 0Jump and link registerretjalr x0, x1, 0Return from subroutinecall offsetauipc x1, offset[31:12] jalr x1, x1, offset[11:0]Call far-away subroutinetail offsetauipc x6, offset[31:12] jalr x0, x6, offset[11:0]Tail call far-away subroutine	jal offset		
ret jalr x0, x1, 0 Return from subroutine call offset auipc x1, offset[31:12] jalr x1, x1, offset[11:0] tail offset auipc x6, offset[31:12] jalr x0, x6, offset[11:0] Tail call far-away subroutine			
call offset auipc x1, offset[31:12] Call far-away subroutine jalr x1, x1, offset[11:0] auipc x6, offset[31:12] Tail call far-away subroutine jalr x0, x6, offset[11:0]			
tail offset jalr x1, x1, offset[11:0] tail offset jalr x0, x6, offset[11:0] Tail call far-away subroutine	ret		Return from subroutine
tail offset jalr x0, x6, offset[11:0] Tail call far-away subroutine	call offset		Call far-away subroutine
jalr x0, x6, offset[11:0]			.
fence fence iorw, iorw Fence on all memory and I/O	tail offset	<pre>jalr x0, x6, offset[11:0]</pre>	·
	fence	fence iorw, iorw	Fence on all memory and I/O

Appendix B

A bit of PYTHON 3 & ANTLR4

B.1 PYTHON

```
https://docs.python.org/fr/3.5/tutorial/
              htpp://perso.limsi.fr/pointal/_media/python:cours:mementopython3.pdf
                           https://www.python.org/dev/peps/pep-0008/
We strongly recommand to use:
                                       flake8 filename.py
```

on each file.

Coding Style:

Exceptions in PYTHON Recall that in PYTHON errors can be declared, thrown and caught as depicts Figure B.1

```
# declare !
class MyError(Exception):
   pass
# catch!
       try:
       except MyError:
          . . .
# launch!
       raise MyError("Error_Message")
```

Figure B.1: Exceptions in PYTHON

B.2 ANTLR4

A nice book:

https://pragprog.com/book/tpantlr2/the-definitive-antlr-4-reference

A nice tutorial:

https://tomassetti.me/antlr-mega-tutorial/