Intro to Processor Architecture Y86-64 implementation in Verilog

Team-34:

Druvitha E, 2022102029

Jyothi Sri P, 2022102056

SEQUENTIAL

• Fetch: Read instruction

from instruction memory


Decode: Read program registers

Execute: Compute value or address

Memory: Read or write data

• Write Back: Write program registers

■ PC Update: Update program counter



Stage	HALT	NOP	CMOV	IRMOVQ
Fch	icode:ifun ← M ₁ [PC]	icode:ifun ← M ₁ [PC]	icode:ifun ← M ₁ [PC]	icode:ifun ← M ₁ [PC]
			rA:rB ← M ₁ [PC+1]	$rA:rB \leftarrow M_1[PC+1]$
				$valC \leftarrow M_8[PC+2]$
	valP ← PC + 1	valP ← PC + 1	valP ← PC + 2	valP ← PC + 10
Dec			valA ← R[rA]	
Exe	cpu.stat = HLT		valE ← valA	valE ← valC
			<pre>Cnd ← Cond(CC,ifun)</pre>	
Mem				
WB			Cnd ? $R[rB] \leftarrow valE$	R[rB] ← valE
PC	PC ← 0	PC ← valP	PC ← valP	PC ← valP
Stage	RMMOVQ	MRMOVQ	0Pq	jXX
Fch	$icode:ifun \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$
	$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$	
	valC ← M ₈ [PC+2]	valC ← M ₈ [PC+2]		valC ← M ₈ [PC+1]
	valP ← PC + 10	valP ← PC + 10	valP ← PC + 2	valP ← PC + 9
Dec	valA ← R[rA]		valA ← R[rA]	
- =	valB ← R[rB]	valB ← R[rB]	valB ← R[rB]	
Exe	valE ← valB + valC	valE ← valB + valC	valE ← valB OP valA	$\texttt{Cnd} \leftarrow \texttt{Cond}(\texttt{CC,ifun})$
			Set CC	l
Mem	M ₈ [valE] ← valA	valM ← M ₈ [valE]		
· WB -		R[rA] ← valM	R[rB] ← valE	
	PC ← valP	PC ← valP	PC ← valP	PC ← Cnd ? valC:valP
Stage	CALL	RET	PUSHQ	POPQ
Fch	$icode:ifun \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$
			$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$
	valC ← M ₈ [PC+1]			
	valP ← PC + 9	valP ← PC + 1	valP ← PC + 2	valP ← PC + 2
Dec	ID - DEDGDI	valA ← R[RSP]	valA ← R[rA]	valA ← R[RSP]
·	valB ← R[RSP]	valB ← R[RSP]	valB ← R[RSP]	valB ← R[RSP]
Exe Mem	valE ← valB - 8	valE ← valB + 8	valE ← valB - 8	valE ← valB + 8
WB -	$M_8[valE] \leftarrow valP$ $R[RSP] \leftarrow valE$	$valM \leftarrow M_8[valA]$ $R[RSP] \leftarrow valE$	$M_8[valE] \leftarrow valA$ $R[RSP] \leftarrow valE$	$valM \leftarrow M_8[valA]$ $R[RSP] \leftarrow valE$
VVD	n[nor] ← vair	u[vol] ← vale	r[nor] ← vale	R[rA] ← valM
- ĒĒ	PC ← valC	PC ← valM	PC ← valP	K[rA] ← ValM PC ← ValP
rc	FC ~ Vaic	FC ← Valin	ro — vair	LC — ANTL

FETCH

The fetch block takes in PC, instruction and returns icode, ifun, rA, rB, valC, valP.

```
if (PC > 1023)
    begin
    imem_error = 1'b1;
    end
else
    begin
    imem_error = 1'b0;
    end
```

If PC > 1023 (length of the instruction memory), this block gives instruction memory error (imem_error).


Else, if the PC is valid, based on the icode and ifun, this block assigns rA, rB, valC, and valP.

HALT	NOP	CMOV
$\mathtt{icode:ifun} \leftarrow \mathtt{M}_1 \texttt{[PC]}$	icode:ifun $\leftarrow M_1[PC]$	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]
$\texttt{valP} \leftarrow \texttt{PC} + \texttt{1}$	valP ← PC + 1	valP ← PC + 2
IRMOVQ	RMMOVQ	MRMOVQ
$\begin{split} & \text{icode:ifun} \; \leftarrow \; \texttt{M}_1 [\texttt{PC}] \\ & \text{rA:rB} \; \leftarrow \; \texttt{M}_1 [\texttt{PC+1}] \\ & \text{valC} \; \leftarrow \; \texttt{M}_8 [\texttt{PC+2}] \\ & \text{valP} \; \leftarrow \; \texttt{PC} \; + \; 10 \end{split}$	$\begin{split} &\text{icode:ifun} \leftarrow \texttt{M}_1 \texttt{[PC]} \\ &\text{rA:rB} \leftarrow \texttt{M}_1 \texttt{[PC+1]} \\ &\text{valC} \leftarrow \texttt{M}_8 \texttt{[PC+2]} \\ &\text{valP} \leftarrow \texttt{PC} + \texttt{10} \end{split}$	$\begin{split} &\text{icode:ifun} \leftarrow \texttt{M}_1 \texttt{[PC]} \\ &\text{rA:rB} \leftarrow \texttt{M}_1 \texttt{[PC+1]} \\ &\text{valC} \leftarrow \texttt{M}_8 \texttt{[PC+2]} \\ &\text{valP} \leftarrow \texttt{PC} + \texttt{10} \end{split}$
OPq icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1] valP ← PC + 2	jXX icode:ifun ← M ₁ [PC] valC ← M ₈ [PC+1] valP ← PC + 9	CALL icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC + 9$
RET	PUSHQ	POPQ

icode:ifun \leftarrow M₁[PC] icode:ifun \leftarrow M₁[PC] icode:ifun \leftarrow M₁[PC] rA:rB \leftarrow M₁[PC+1] rA:rB \leftarrow M₁[PC+1] valP \leftarrow PC + 2 valP \leftarrow PC + 2

- 1. **icode**, **ifun** defines the instructions to be performed.
- 2. rA, rB specifies the registers on which these instructions are being performed.
- 3. valC is initialized with V/d/Dest according to the icode's.
- 4. **imem_error** occurs when icode or ifun are not in valid range. Rage of ifun is defined according to the current icode instruction.
- 5. **valP** is updated to current PC + instruction length.

DECODE



The decode block's function is to retrieve data from registers and allocate the values to valA and valB. To achieve this, a register file with 15 registers is required, and it undergoes updates during the program's execution.

We have initialized the registers with the following values

```
R[0] = 64'd9;

R[1] = 64'd8;

R[2] = 64'd7;

R[3] = 64'd6;

R[4] = 64'd9;

R[5] = 64'd4;

R[6] = 64'd2;

R[7] = 64'd2;

R[8] = 64'd1;

R[9] = 64'd10;

R[10] = 64'd12;

R[11] = 64'd13;


R[12] = 64'd14;

R[13] = 64'd15;

R[14] = 64'd16;
```

```
case (icode)
   // halt -> do nothing
   // nop -> do nothing
   4'b0010: begin // cmovXX
       valA = R[rA];
       valB = 63'b0;
   end
   // irmovq -> do nothing
   4'b0100: begin // rmmovq
       valA = R[rA];
       valB = R[rB];
   end
   4'b0101: begin // mrmovq
       valB = R[rB];
   end
   4'b0110: begin // Opq
       valA = R[rA];
       valB = R[rB];
   end
   // jXX -> do nothing
   4'b1000: begin // call
       valB = R[4];
   end
   4'b1001: begin // ret
       valA = R[4];
       valB = R[4];
   end
   4'b1010: begin // pushq
       valA = R[rA];
       valB = R[4];
   end
   4'b1011: begin // popq
       valA = R[4];
       valB = R[4];
   end
   default: ;
endcase
```

EXECUTE



The execution stage involves the computation of valE, which represents the effective address, using three Arithmetic Logic Units (ALUs). These ALUs take valA, valB, ifun, icode, and valC as inputs. Additionally, the execution stage is responsible for determining the condition codes (Cnd). The control of instruction execution is

governed by the values of icode and ifun.

In the case of instructions like jXX and CMOV, condition codes are set, and valE is calculated through the ALU. The presence of CC_in and CC_out is a workaround due to Verilog limitations in modifying input values directly. For arithmetic operations, the value of CC_in is set to that of CC_out when condition codes are generated.


We update condition (cnd) only if the instruction is either CMOV or jXX based on the condition flags as shown below where ZF -> Zeroflag, SF-> Signedflag, OF-> Overflowflag

Effect	Set condition
$\begin{array}{c} D \leftarrow \mathtt{ZF} \\ D \leftarrow \mathtt{\sim}\mathtt{ZF} \end{array}$	Equal / zero Not equal / not zero
$D \leftarrow \mathtt{SF}$ $D \leftarrow \mathtt{\sim}\mathtt{SF}$	Negative Nonnegative
$\begin{split} D &\leftarrow \text{``}(\text{SF ``}\text{OF}) \& \text{``}\text{ZF} \\ D &\leftarrow \text{``}(\text{SF ``}\text{OF}) \\ D &\leftarrow \text{SF ``}\text{OF} \\ D &\leftarrow (\text{SF ``}\text{OF}) \mid \text{ZF} \end{split}$	Greater (signed >) Greater or equal (signed >=) Less (signed <) Less or equal (signed <=)

And then using ALU we execute valE according to their corresponding values of icode i.e for some cases it is valC+valB and in OPq case it is valB OPq valA and in other cases it is increment or decrement of Stack pointer.

```
always@(*) begin
   case(icode)
       4'b0010:
           valE = valA;
         b0011:
           valE = valC;
           valE = Movq valE; // valC + valB
           valE = Movq valE;
        4'b0110: begin
           valE = Opq_valE; // valB OPq valA
           cndnflagout[0] <= (valE ==0) ? 1'b1:1'b0;</pre>
           cndnflagout[1] <= Opq_valE[63];</pre>
           cndnflagout[2] <= of2;</pre>
           valE = Stkdec valE; // R[%rsp] - 8
         b1001:
           valE = Stkinc_valE; // R[%rsp] + 8
        4'b1010:
           valE = Stkdec valE;
         b1011:
           valE = Stkinc_valE;
```

MEMORY



The memory stage is responsible for reading from and writing to memory. It obtains the memory address from the preceding stage and issues a request to the memory system for reading or writing data at that address. In case of a read request, the memory stage retrieves the data from memory and forwards it to the

subsequent stage. If the request is a write, the memory stage stores the data in memory at the specified address.


Furthermore, the memory stage is designed to detect memory-related errors, such as invalid memory accesses or page faults. It sets appropriate flags in the status register, which is then passed to the next stage. This status register can be utilized for decision-making or triggering interruptions.

A temporary memory has been implemented in the module to display transient changes in memory.

Based on the icode and ifun, following is changed/read in/from memory:

```
case (icode)
   4'b0100: begin
       Mo[valE] = valA; // rmmovq
       // $display("icode: %4b Mem allocated %d at valE", icode,valA, valE);
   end
   4'b0101: begin
       valM = Mo[valE]; // mrmovq
       // $display("icode: %4b Value read %d from valE %d",icode,valM, valE);
   end
   4'b1000: begin
       Mo[valE] = valP; // call
       // $display("icode: %4b Mem allocated %d at valE", icode, valP, valE);
   end
   4'b1001: begin
       valM = Mo[valA]; // ret
       // $display("icode: %4b Value read %d",icode,valM);
   end
   4'b1010: begin
       Mo[valE] = valA; // pushq
       // $display("icode: %4b Mem allocated %d at valE", icode,valA, valE);
   end
   4'b1011: begin
       valM = Mo[valA]; // popq
        // $display("icode: %4b Value read %d",icode,valM);
   end
   default: ;
endcase
```

WRITEBACK




This stage is responsible for updating the register file based on the icode and ifun of the current instruction. The final values of valE and valM are passed to the register file, and the register is updated accordingly. The specific update operation depends on the value of icode, ensuring that either valE or valM contributes to the final register value.

Based on icode and ifun, following is changed (written back) in registers:

```
4'b1001:
    begin
    Regout[4] = valE; // ret
    end
4'b1010:
    begin
    Regout[4] = valE; // pushq
    end
4'b1011:
    begin
    Regout[4] = valE;
    Regout[4] = valE;
    Regout[7A] = valM; // popq
    end
endcase
```

PC_UPDATE



The purpose of the PC update is to point to the address of the next instruction. The PC Update block has icode, Cnd, valC, valM and valP as inputs and the value of updated PC as output. The PC Update part works on switch statements which selects the instructions according to the values of icode and Cnd and updates the value of PC accordingly.

```
case (icode)
   4'b0000: new_pc = 63'b0; // halt
   4'b0001: new pc = valP; // nop
   4'b0010: new pc = valP;
                            // cmovXX
   4'b0011: new_pc = valP; // irmovq
                            // rmmovq
   4'b0100: new pc = valP;
   4'b0101: new pc = valP;
                            // mrmovq
   4'b0110: new pc = valP;
                            // Opq
   4'b0111: begin
                             // jXX
       if(cnd == 1)
           new_pc = valC;
       else
           new pc = valP;
   end
   4'b1000: new pc = valC; // call
   4'b1001: new pc = valM;
                            // ret
   4'b1010: new pc = valP;
                            // pushq
   4'b1011: new pc = valP;
                             // popq
   default: new pc = valP;
endcase
```

RESULTS

1)

```
irmovq $0x100, %rbx
irmovq $0x200, %rdx
addq %rdx, %rbx
```

```
15ns FETCH ---> icode:ifun = 3: 0 rA=15 rB= 3,valC= 256
    DECODE --> valA: x; valB: x
    EXECUTE--> valE: 256, cndn = 0, cndnflagout = xxx
    MEMORY --> valM: x
    MRITEBACK--> R0: 9, R1: 8, R2: 7, R3: 256, R4: 9, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16
    PC UPD --> PC: 10
```

```
75ns FETCH ---> icode:ifun = 6: 0 rA= 2 rB= 3,valC= 512
DECODE --> valA: 512; valB: 256
EXECUTE--> valE: 768, cndn = 0, cndnflagout = 000
MEMORY --> valM: x
WRITEBACK--> R0: 9, R1: 8, R2: 512, R3: 768, R4: 9, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16
PC UPD --> PC: 22
```

2)

```
irmovq $0x100, %rbx
rmmovq %rbx, 3(%rax)
mrmovq %rcx, 3(%rax)
```

3)

```
irmovq $4, %rax
irmovq $5, %rbx
subq %rax, %rbx
jg L2
irmovq $1, %r8
jmp end
L2: irmovq $2, %r8
end:
```

```
15ns FETCH ---> icode:ifun = 3: 0 rA=15 rB= 0,valC= 4
DECODE --> valA: x; valB: x
EXECUTE--> valE: 4, cndn = 0, cndnflagout = xxx
MEMORY --> valM: x
WRITEBACK--> R0: 4, R1: 8, R2: 7, R3: 6, R4: 9, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16
PC UPD --> PC: 10
```

```
75ns FETCH ---> icode:ifun = 6: 1 rA= 0 rB= 3, valC= 5 DECODE --> valA: 4, valB: 5 EXECUTE--> valB: 1, cndn = 0, cndnflagout = 000 MEMORY --> valA: 8, R2: 7, R3: 1, R4: 9, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16 DECODE --> valA: 4; valB: 5 EXECUTE--> valA: 4; valB: 5 EXECUTE--> valA: 1, cndn = 1, cndnflagout = 000 MEMORY --> valA: 4; valB: 5 OEXECUTE--> valB: 1, cndn = 1, cndnflagout = 000 MEMORY --> valA: 4; valB: 5 OEXECUTE--> valB: 1, cndn = 1, cndnflagout = 000 MEMORY --> valA: 4; valB: 5 OEXECUTE--> valB: 1, cndn = 1, cndnflagout = 000 MEMORY --> valA: 4; valB: 5 OEXECUTE--> valB: 1, cndn = 1, rada = 0 RECODE --> valA: 8, R2: 7, R3: 1, R4: 9, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16 OEXECUTE--> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valA: 4; valB: 5 Condn = 0, cndnflagout = 000 MEMORY --> valA: 4; valB: 5 Condn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEMORY --> valB: 2, cndn = 0, cndnflagout = 000 MEM
```


4)

```
call 29
irmovq 2^6, %rcx
irmovq 2^6, %rax
irmovq $0x100, %rcx
irmovq $0x100, %rax
ret
```


```
15ns FETCH ---> icode:ifun = 8: 0 rA= x rB= x, valC= 29 DECODE --> valA: x; valB: 9 DECODE --> valA: x; valB: 9 DECODE --> valA: 1; cndn = 0, cndnflagout = xxx MEMORY --> valA: x; valB: 1, cndn = 0, cndnflagout = xxx MEMORY --> valA: x; valB: 1, cndn = 0, cndnflagout = xxx MEMORY --> valA: x; valB: 9 DECODE --> valA: x; valB: x; valB: 9 DECODE --> valA: x; valB: x; valB: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16 DECODE --> valA: x; valB: x
```

PIPELINE

The pipeline implementation required the introduction of registers between each stage, allowing specific outputs from one stage to serve as inputs for the next. An alteration was made in the PC update process; instead of having a distinct PC update block, it was integrated with the Fetch stage. This modification ensures that before each instruction executes, the Fetch stage determines both the current PC value and the next predicted PC. Additionally, control logic was incorporated to handle Bubble, Stall, and Forwarding, aiming to address pipeline hazards.



FETCH



This module takes in an instruction and the PC to determine the icode, ifun, rA, rB, valC, valP, predicted pc (for fetch of next instruction in next clock cycle), in the positive edge of the clk cycle. In the negative edge of the clk cycle it updates the D register based on stalls and bubbles.

The module also handles various scenarios, including halting conditions, address errors, and invalid instructions. Signals such as

F_stall, D_stall, and D_bubble influence the control flow, allowing synchronization with the pipeline stages.

Following are its arguments:

```
module fetch_64(input [63:0]W_valM, input [3:0]M_icode, input [3:0]W_icode, input M_cnd, input [63:0] M_valA, input [63:0] Jxx_Pred, input Jxx_cnd, input F_stall, input D_bubble, input D_stall, input [0:79] instruction, input [63:0] F_PC, input clk, output reg [3:0] f_icode, output reg [3:0] f_ifun, output reg [3:0] f_rA, output reg [3:0] f_rB, output reg [63:0] f_valC, output reg [63:0] f_valP, output reg [3:0] f_stat, output reg [63:0] f_PC, output reg [63:0] Temp_predPC, input fi);
```

PC PREDICTION STRATEGY:

Instructions that Don't Transfer Control

- o Predict next PC to be valP
- · Always reliable

Call and Unconditional Jumps

- Predict next PC to be valC (destination)
- Always reliable


Conditional Jumps

- Predict next PC to be valC (destination)
- · Only correct if branch is taken
 - · Typically right 60% of time

Return Instruction

Don't try to predict

DECODE



This module, in the positive edge of the clk cycle, updates d_srcA, d_srcB, d_dstE, d_dstM, (useful for data forwarding). In negative edge, it implements the blocks Sel+Fwd A, Fwd B. Based on if there's a bubble in execute stage, it updates the 'E' pipeline register.

module decode_64 (input clk, input E_bubble, input [3:0] D_stat, input [3:0] D_icode, input [3:0] D_ifun, input [3:0] D_rA, input [3:0] D_rB, input[63:0] D_valC, input[63:0] D_valP, input [63:0] [0:14] R, output reg [3:0] E_stat, output reg [3:0] E_icode, output reg [3:0] E_ifun, output reg [63:0] E_valC, output reg [63:0] E_valA, output reg [63:0] E_valB, output reg [3:0] E_dstE, output reg [3:0] E_dstM, output reg [3:0] E_srcA, output reg [3:0] E_srcB, input [63:0] W_valE, input [63:0] W_valM, input [63:0] m_valM, input [63:0] M_valA, input [63:0] M_valE, input [63:0] e_valE, output reg [3:0] d_srcA, output reg [3:0] d_srcB, input [3:0] e_dstE, input [3:0] M_dstM, input [3:0] M_dstE, input [3:0] W_dstM, input [3:0] W_dstE);

Setting d_ values:

```
// halt -> do nothing
// nop -> do nothing
// cmovxx
if(D icode == 4'b0010)
begin
    d_origvalA=R[D_rA];
    d origvalB = 0;
    d_srcA = D_rA;
    d_dstE = D_rB;
end
//irmova
else if(D icode == 4'b0011)
begin
    d_dstE = D_rB;
end
//rmmovq
else if(D icode == 4'b0100)
begin
    d origvalA = R[D rA];
    d_origvalB = R[D_rB];
    d srcA = D rA;
    d_srcB = D_rB;
end
//mrmovq
else if (D icode == 4'b0101)
begin
    d origvalB = R[D rB];
    d srcB = D rB;
    d_dstM = D_rA;
end
//opq
else if(D_icode == 4'b0110)
begin
    d_{origvalA} = R[D_rA];
    d origvalB = R[D rB];
    d_srcA = D_rA;
    d srcB = D rB;
    d_dstE = D_rB;
end
```

```
//jxx -> do nothing
//call
else if(D_icode == 4'b1000)
begin
    d \text{ origvalB} = R[4];
    d srcB = 4;
    d dstE = 4;
end
// ret
else if(D icode == 4'b1001)
begin
    d origvalA = R[4];
    d_{origvalB} = R[4];
    d_srcA = 4;
    d srcB = 4;
    d dstE = 4;
end
//push
else if (D icode == 4'b1010)
    d_{origvalA} = R[D_rA];
    d origvalB = R[4];
    d \operatorname{srcA} = D \operatorname{rA};
    d srcB = 4;
    d dstE = 4;
end
//pop
else if(D icode == 4'b1011)
begin
    d \text{ origvalA} = R[4];
    d \text{ origvalB} = R[4];
    d \operatorname{srcA} = 4;
    d srcB = 4;
    d dstE = 4;
    d dstM = D rA;
end
```

Sel + Fwd A block:

```
if(D_icode==4'b0111 | D_icode == 4'b1000) //jxx or call
  d_valA = D_valP;
else if(e_dstE != 4'b1111 && d_srcA == e_dstE)
begin
   $display("DATA FORWARDING");
  d_valA = e_valE;
else if(M_dstM != 4'b1111 & d_srcA == M_dstM)
begin
  d_valA = m_valM;
   $display("DATA FORWARDING");
else if(W_dstM != 4'b1111 & d_srcA == W_dstM)
begin
  d_valA = W_valM;
   $display("DATA FORWARDING");
else if(M_dstE != 4'b1111 & d_srcA == M_dstE)
  $display("DATA FORWARDING");
d_valA = M_valE;
end
else if(W_dstE!=4'b1111 & d_srcA==W_dstE)
begin
   d valA = W valE:
   $display("DATA FORWARDING");
end
else begin
    // $display("DATA FORWA-----d_srcA = %b; e_dstE = %b
    d_valA = d_origvalA;
```


Fwd B block:

```
// Fwd B
if(e_dstE != 4'hF & d_srcB == e_dstE)
    d_valB = e_valE;
else if(M_dstM != 4'hF & d_srcB == M_dstM)
    d_valB = m_valM;
else if(W_dstM != 4'hF & d_srcB == W_dstM)
    d_valB = W_valM;
else if(M_dstE != 4'hF & d_srcB == M_dstE)
    d_valB = M_valE;
else if(W_dstE != 4'hF & d_srcB == W_dstE)
    d_valB = W_valE;
else if(W_dstE != 4'hF & d_srcB == W_dstE)
    d_valB = W_valE;
else
    d_valB = d_origvalB;
```

Below is the forwarding logic

```
## What should be the A value?
int d_valA = [
  # Use incremented PC
     D_icode in { ICALL, IJXX } : D_valp;
  # Forward valE from execute
    d_srcA == e_dstE : e_valE;
  # Forward valM from memory
    d_srcA == M_dstM : m_valM;
  # Forward valE from memory
    d_srcA == M_dstE : M_valE;
  # Forward valM from write back d_srcA ==
W_dstM : W_valM;
  # Forward valE from write back
     d_srcA == W_dstE : W_valE;
  # Use value read from register file
    1 : d_rvalA;
];
```

EXECUTE




Above figure shows the way of implementation of the Execute stage in the pipeline. The hardware units and logic blocks are the same as those in SEQ, with signals renamed accordingly. Notably, signals like e_valE and e_dstE are routed to the decode stage for forwarding. However, there is a variation in the logic responsible for determining whether to update condition codes, referred to as "Set CC." This logic incorporates inputs m_stat and W_stat to identify instances where an instruction causing an exception is progressing through later pipeline stages. In such cases, updating of condition codes is inhibited.

Here we are setting cnd according to the condition flags when E_icode is either 4'b0010 (Cmov) or 4'b0111 (Jxx). In Execute stage we update e_dstE depending on this condition i.e if cnd = 1 we update it otherwise we set e_dstE to 15.

Execute stage in Pipeline is similar to execute stage in Sequential other than forwarding e_dstE and e_valE to decode stage. And updating them in negedge clk.

```
always@(negedge clk) begin
   e_stat <= stat;
   e_icode <= icode;
   e_dstM <= dstM;
   e_valA <= valA;
   // $display("Entered here\n");
   M_dstE <= e_dstE;
   M_valE <= valE;
end</pre>
```

MEMORY



Above figure shows the way of implementation of the Memory stage in the pipeline. Many of the signals from pipeline registers M(Memory) and W(Writeback) are passed down to earlier stages to provide write-back results, instruction addresses, and forwarded results.

Comparing PIPE's memory stage to SEQ's, it's observed that the "Mem. data" block in SEQ, responsible for choosing between data sources valP and valA, is absent. Instead, this selection function is now integrated into the "Sel+Fwd A" block within the decode stage. Other blocks in this stage remain largely unchanged from SEQ, with signal names adjusted accordingly. Additionally, various values stored in pipeline registers, M, and W are provided to other circuit components as part of

forwarding and pipeline control logic.

```
always@(posedge clk)
begin
   for (i=0; i<1024; i=i+1) begin
       Mout[i] = Min[i];
   end
   case (M icode)
       4'b0000: ;
                      // halt -> do nothing
       4'b0001: ;
                     // nop -> do nothing
       4'b0010:;
                     // cmov -> do nothing
       4'b0011: ;
                      // irmov -> do nothing
       4'b0100: begin // rmmov
           if (M valE > 1023)
               dmem error = 1;
               Mout[M_valE] = M valA;
       4'b0101: begin
                          // mrmov
           if (M valE > 1023)
               dmem error = 1;
```


```
m valM = Mout[M valE];
4'b0110:;
               // opq -> do nothing
              // jxx -> do nothing
4'b0111: ; //
4'b1000: begin
    if (M valE > 1023)
        dmem error = 1;
        Mout[M valE] = M valA;
end
4'b1001: begin
    if (M valA > 1023)
        dmem error = 1;
        m valM = Mout[M valA];
4'b1010: begin
                   // push
    if (M_valE > 1023)
        dmem error = 1;
        Mout[M valE] = M valA;
4'b1011: begin
                   // pop
    if (M valA > 1023)
        dmem_error = 1;
```

dmem_Error and either reading/updating from/to memory are the main things that happen in memory block

Arguments of the block:

```
module memory_64 (input clk, input [63:0] [0:1023] Min, output reg [63:0] [0:1023] Mout, input [3:0] M_stat, input [3:0] M_icode, input M_cnd, input [63:0] M_valE, input [63:0] M_valA, input [3:0] M_dstE, input [3:0] M_dstM, output reg [3:0] W_stat, output reg [3:0] W_icode, output reg [63:0] W_valE, output reg [63:0] W_valM, output reg [3:0] W_dstE, output reg [3:0] W_dstM, output reg [3:0] M_dstM, output reg [3:0] m_stat);
```

WRITE BACK



This module takes in W_dstE/W_dstM and updates this register to W valE/W valM.


```
case (W icode)
   4'b0000: ;
                 // halt -> do nothing
   4'b0001: ; // nop -> do nothing
   4'b0010: begin // cmov
       if (cnd)
           Regout[W dstE] = W valE;
   end
   4'b0011: begin
                     // irmov
       Regout[W dstE] = W valE;
   end
   4'b0100: ; // rmmov -> don nothing
   4'b0101: begin
                     // mrmov
       Regout[W dstM] = W valM;
   end
   4'b0110: begin
                     // opq
       $display("Y0Y0 %b %b",W dstE, W valE);
       Regout[W dstE] = W valE;
   end
   4'b0111: ; // jxx -> do nothing
                    // call
   4'b1000: begin
       Regout[W dstE] = W valE;
```

Arguments of the block:

```
module writeback_64(input clk, input [3:0] W_stat, input [3:0] W_icode,
input [63:0] W_valE, input [63:0] W_valM, input [3:0] W_dstE, input [3:0]
W_dstM, input [63:0] [0:14] Regin , output reg [63:0] [0:14] Regout, input
cnd);
```

CONTROL LOGIC

(Bubble, Stall and Forwarding)



Detection of these data hazards:

Condition	Trigger
	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Cnd

The conditions for implementing these for few data hazards are as follows:

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

Based on the above, below is the piece of code in the integrated module to trigger control logic:

```
if(E_icode == 4'b0000 | m_stat!=4'b1000 | W_stat!=4'b1000)
        E_{cndnflagin} = 0;
        F_stall = 0;
        D_stall = 0;
        E_bubble = 0;
D_bubble = 0;
    end
 se if(E_icode == 4'b0111 & !M_cnd) begin
    F_stall = 0;
    D_stall = 0;
    D_bubble = 1;
    E_bubble = 1;
else if ((E_icode == 4'b0101 | E_icode == 4'b1011) & (M_dstM==d_srcA | M_dstM==d_srcB)) begin
    F_stall = 1;
    D_stall = 1;
    E_bubble = 1;
    D bubble = 0;
else if (E_{icode} == 4'b1001 | M_{icode} == 4'b1001 | D_{icode} == 4'b1001) begin
      F stall = 1;
      D bubble = 1;
      D_stall = 0;
      E_bubble = 0;
else begin
        F_stall = 0;
        D stall = 0;
         E_{bubble} = 0;
        D_bubble = 0;
```

Error handling

```
Status codes

1000 - INS

0100 - ADR

0010 - HLT

0001 - AOK
```

RESULTS

1)

irmovq \$0x100, %rbx
irmovq \$0x200, %rdx
addq %rdx, %rbx

30ns
fetch 64: W valM= x, M icode= x, M icode= x, M cnd=0, M valA= x, Jxx_Pred= instruction=0011000011110010000000000000000000000
decode 64: E_bubble=θ, D_stat= 1, D_icode= 3, D_ifun= θ, D_rA=15, D_rB= 3, D_valC= 256, D_valP= 10, R=
X, E_stat= x, E_icode= x, E_ifun= x, E_valC= x, E_valA= x, E_valB= x, E_dstE=15, E_dstM=15, E_srcA=15, E_srcB=15, E_dstE=15, E_srcA=15, E_srcB=15, E_srcB=
execute_64: E_icode= x, E_ifun= x, E_valA= x, E_valB= x, E_valC= x, E_cndnflagin=x, E_stat= x, E_dstE=15, E_dstM=15, e_cndnflagout=x, e_valE= 0, M_valE= 0, M_cnd=0, M_stat= x, M_icode= x, e_dstE= x, M_dstE= x, M_valA= x
memory_64: M_stat= x, M_icode= x, M_code= x, M_valE= 0, M_valA= x, M_dstE= x, M_dstM= x, W_stat= x, W_icode= x, W_valE= x, W_valE= x, W_icode= x, W_valE= x, W_icode= x, W_ico
writeback_64: W_stat= x, W_icode= x, W_valE= x, W_valM= x, W_dstE= x, W_dstE= x, W_dstE= x, W_dstE= x, W_dstE= x, W_dstM= x, R=
X, Regout=
X, M_cnd=0
, R3: 6, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16

60ns
fetch 64: M_valM= x, M_icode= x, M_icode= x, M_code= x,
decode_64: E_bubble=0, D_stat= 1, D_icode= 3, D_ifun= 0, D_rA=15, D_rB= 2, D_valC= 512, D_valP= 20, R=
X, E_stat= 1, E_icode= 3, E_ifun= 0, E_valC= 256, E_valA= x, E_valB= x, E_dstE= 3, E_dstM=15, E_srcA=15, E_srcB=15, M_valE= 0, M_valM= x, M_valA= x, M_valE= 0, e_valE= 0, d_srcA=15, d_srcB=15, e_dstE=15, M_dstM=15, M_dstE=15, M_dstE=15, M_dstE=15, M_dstE=15, M_dstE= x
execute_64: E_icode= 3, E_ifun= 0, E_valA= x, E_valB= x, E_valC= 256, E_cndnflagin=x, E_stat= 1, E_dstE= 3, E_dstM=15, e_cndnflagout=x, e_valE= 0, M_valE= 0, M_cnd=0, M_stat= x, M_icode= x, e_dstE=15, M_dstM=15, M_valA= x
memory_64: M_stat= x, M_icode= x, M_cnd=z, M_valE= 0, M_valA= x, M_dstE=15, M_dstM=15, W_stat= x, W_icode= x, W_valE= 0, W_valM= x, W_dstE= x, W_icode= x, M_valA= x, M_stat= x
writeback_64: W_stat= x, W_icode= x, W_valE= 0, W_valM= x, W_dstE= x, W_dstM= x, R=
X, Regout= X, M_cnd=0 R0: 9, R1: 8, R2: 7
, R3: 6, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16

90ns
fetch_64: W_valM= x, M_icode= 3, W_icode= x, M_cnd=0, M_valA= x, Jxx_Pred= x, Jxx_cnd=0, F_stall=0, D_bubble=0, D_stall=0, and the first procession of the first process of the first proc
decode_64: E_bubble=0, D_stat= 1, D_icode= 6, D_ifun= 0, D_rA= 2, D_rB= 3, D_valC= 512, D_valP= 22, R=
X, E stat= 1, E icode= 3, E ifun= 0, E valC= 512, E valA= x, E valB= x, E dstE= 2, E dstM=15, E srcA=15, E srcB=15, W valE= 0, W valM= x, m_valM= x, M_valA= x, M_valE= 256, e_valE= 256, d_srcA=15, d_srcB=15, e_dstE= 3, W_dstM=15, W_dstE=15
execute_64: E_icode= 3, E_ifun= 0, E_valA= x, E_valB= x, E_valC= 512, E_cndnflagin=x, E_stat= 1, E_dstE= 2, E_dstM=15, e_cndnflagout=x, e_valE= 256, M_valE= 256, M_valE= 256, M_cnd=0, M_stat= 1, M_icode= 3, e_dstE= 3, M_dstE= 3, M_dstM=15, M_valA= x
memory_64: M_stat= 1, M_icode= 3, M_Cnd=z, M_valE= 256, M_valA= x, M_dstE= 3, M_dstM=15, W_stat= x, W_icode= x, W_valE= 0, W_valM= x, M_dstE=15, W_dstM=15, M_stat= x
writeback_64: W_stat= x, W_icode= x, W_valE= 0, W_valM= x, W_dstE=15, W_dstM=15, R=
X, Regout= X, M cnd=0
R0: 9, R1: 8, R2: 7, R3: 6, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16

120ns
fetch_64: W_valM= x, M_icode= 3, W_icode= 3, M_code= 3,
decode_64: E_bubble=0, D_stat= 8, D_icode= x, D_ifun= x, D_rA= 2, D_rB= 3, D_valC= 512, D_valP= 22, R=
X, E stat= 1, E icode= 6, E ifun= 0, E valC= 512, E valA= 512, E valB= 256, E dstE= 3, E dstM=15, E srcA= 2, E srcB= 3, M valE= 256, M valW= x, m valM= x, M valE= 512, e valE= 512, e valE= 512, d srcA= 2, d srcB= 3, e dstE= 2, M dstM=15, M dstE= 2, W dstM=15, M dstE= 3
execute_64: E_icode= 6, E_ifun= 0, E_valA= 512, E_valB= 256, E_valC= 512, M_valE= 512, M_cnd=0, M_stat= 1, M_icode= 3, e_dstE= 2, M_dstE= 2, M_dstM=15, M_valA= x
memory 64: M_stat= 1, M_icode= 3, M_Cnd=z, M_valE= 512, M_valA= x, M_dstE= 2, M_dstM=15, W_stat= 1, W_icode= 3, W_valE= 256, W_valM= x, M_dstE= 1, W_icode= 3, W_valE= x, M_dstE= 1
writeback_64: W_stat= 1, W_icode= 3, W_valE= 256, W_valM= x, W_dstE= 3, W_dstM=15, R=
X, Regout= X, M_cnd=0
, R3: 6, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16

150ns	
fetch 64: W valM= x, M icode= 6, M icode= 3, M cnd=0, M valA= 512, Jxx_Pred= instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	512, D_valP=
decode_64: E_bubble=0, D_stat= 8, D_icode= x, D_ifun= x, D_rA= 2, D_rB= 3, D_valC= 512, D_valP= 22, R=	
X, E, state 8, E_icode= x, E_ifun= x, E_valC= 512, E_valA= 7, E_valB= 6, E_dstE=15, E_dstH=15, E_srcA= W valE= 512, W valB= 768, e_valE= 768, d_srcA=1_dstE= 3, M_valA= 512, M_valE= 768, e_valE= 768, d_srcA=1_dstE=3, M_dstH=15, M_dstE=3, M_dstH=15, M_dstE=15, M_dstH=15, M_dstE=15	15, E_srcB=15, 5, d_srcB=15, e
execute_64: E_icode= x, E_ifun= x, E_valA= 7, E_valB= 6, E_valC= 512, E_cndnflagin=0, E_stat= 8, E_dstE=15, E_dstM=15, e_cndnflagor=0, M_stat= 1, M_icode= 6, e_dstE= 3, M_dstM=15, M_valA= 512	ut=0, e_valE=
memory_64: M stat= 1, M icode= 6, M Cnd=z, M_valE= 768, M_valA= 512, M_dstE= 3, M_dstM=15, W_stat= 1, W_icode= 3, W_valE= 512, W_valM= x, M_dstE= 2, M_dstM=15, M_valM= x, M_stat= 1	
writeback_64: W_stat= 1, W_icode= 3, W_valE= 512, W_valM= x, W_dstE= 2, W_dstM=15, R=	
X, Regout= X, M_cnd=0	
, R3: 256, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16	8, R2: 7

2)

irmovq \$0x100, %rbx
rmmovq %rbx, 3(%rax)
mrmovq %rcx, 3(%rax)

```
195ns

PC: 30
fetch 64: W valM= 256, M icode= x, W icode= 5, M cnd=0, M valA= 6, Jxx Pred= 30, D icode= x, D ifun= x, D rA= 1, D rB= 0, D valC= 3, D valP= 30, D icode= x, D ifun= x, D rA= 1, D rB= 0, D valC= 3, D valP= 30, D icode= x, D ifun= x, D rA= 1, D rB= 0, D valC= 3, D valP= 30, D icode= x, D ifun= x, D rA= 1, D rB= 0, D valC= 3, D valP= 30, D icode= x, D ifun= x, D rA= 1, D rB= 0, D valC= 3, D valP= 30, R= 256, M valA= 6, E valB= 9, E dstE=15, E dstM=15, E srcB=15, M valP= 0, d srcA=15, d srcB=15, M valP= 0, M valP
```

3)

1 irmovq \$4, %rax
2 irmovq \$5, %rbx
3 subq %rax, %rbx
4 jg L2
5 irmovq \$1, %r8
6 jmp end
7 L2: irmovq \$2, %r8
8 end:

195ns
PC: 60 x, M.icode= 6, M.code= 7, W.icode= 6, M.code= 6, M.code= 7, W.icode= 6, M.code= 6, M.code= 7, W.icode= 6, M.code= 7, W.icode= 6, M.code= 6, M.code= 7, W.icode= 6, M.code= 6, M.code
decode_64: E_bubble=0, D_stat= 8, D_icode= x, D_ifun= x, D_rA=15, D_rB= 8, D_valC= 2, D_valP= 60, R=
X, E. stat= 1, E_icode= 3, E_ifun= 0, E_valC= 2, E_valA= 9, E_valB= 6, E_dstE= 8, E_dstM=15, E_srcA=15, E_srcB=15, M v alE= 1, M yalW= 2, d_srcA=15, d_srcB=15, e_dst E= 8, M_dstM=15, M_dstE=15, M_dstH=15, W_dstH=15, W_dstE=3
execute_64: E_icode= 3, E_ifun= 0, E_valA= 9, E_valB= 6, E_valC= 2, E_cndnflagin=0, E_stat= 1, E_dstE= 8, E_dstM=15, e_cndnflagout=0, e_valE= 2, M_valE= 0, M_cnd=0, M_stat= 1, M_icode= 7, e_dstE= 8, M_dstE=15, M_dstM=15, M_valA=
menory 64: M stat= 1, M icode= 7, M Cnd=z, M valE= 0, M valA= 9, M dstE=15, M dstM=15, W stat= 1, W icode= 6, W valE= 1, W valM= x, W dstE= 3, W dstM=15, m valM= x, m stat= 1
writeback_64: W_stat= 1, W_icode= 6, W_valE= 1, W_valM= x, W_dstE= 3, W_dstM=15, R=
X, Regout= X, M_cnd=0
R0: 4, R1: 8, R2: 7, R3: 1, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16

225ns
PC: 9 fetch_64: W_valM=
decode_64: E_bubble=0, D_stat= 8, D_icode= x, D_ifun= x, D_rA=15, D_rB= 8, D_valC= 2, D_valP= 60, R=
X, E stat= 8, E_icode= x, E_ifun= x, E_valC= 2, E_valA= 9, E_valB= 6, E_dstE=15, E_dstM=15, E_srcA=15, E_srcB=15, W_valE= 9, M_valB= 2, e_valE= 0, d_srcA=15, d_srcB=15, e_dstE=15, M_dstM=15, M_dstE=15, M_dstE=15
execute_64: E_icode= x, E_ifun= x, E_valA= 9. E_valB= 6. E_valC= 2, E_cndnflagin=0, E_stat= 8. E_dstE=15, E_dstM=15, e_cndnflagout=0, e_valE= 0, M_valE= 2, M_cnd=0, M_stat= 1, M_icode= 3, e_dstE=15, M_dstE= 8, M_dstM=15, M_valA= 9
memory_64: M_stat= 1, M_icode= 3, M_Cnd=z, M_valE= 2, M_valA= 9, M_dstE= 8, M_dstM=15, W_stat= 1, W_icode= 7, W_valE= 0, W_valM= x, M_dstE=15, W_dstM=15, M_valM= x, M_stat= 1
writeback_64: W.stat= 1, W.icode= 7, W_valE= 0, W_valM= x, W.dstE=15, W.dstE=15, R=
X, Regout=
X, M_cnd=0
R0: 4, R1: 8, R2: 7, R3: 1, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16

4)

```
1  call $0x3
2  irmovq 2^6, %rcx
3  irmovq 2^6, %rax
4  irmovq $0x100, %rcx
5  irmovq $0x100, %rax
6  ret
```

45ns
PC: 29 fetch_64: W_valM=
decode_64: E_bubble=0, D_stat= 1, D_icode= 8, D_ifun= 0, D_rA= x, D_rB= x, D_valC= 29, D_valP= 9, R=
X, E. stat= X, E_icode= X, E_ifum= x, E_valC= x, E_valA= 9, E_val8= x, E_dstE=15, E_dstM=15, E_srcA=15, E_srcB=15, M_v alE= x, W_valM= 0, e_valE= 0, e_valE= 0, d_srcA=15, d_srcB= 4, e_dst E=15, M_dstM= x, M_dstE= x, W_dstH= x, W_dstE= x
execute_64: E_icode= x, E_ifun= x, E_valA= 9, E_valB= x, E_valC= x, E_cndnflagin=x, E_stat= x, E_dstE=15, E_dstM=15, e_cndnflagout=x, e_valE= 0, M_valE= 0, M_cnd=0, M_stat= x, M_icode= x, e_dstE=15, M_dstE= x, M_valA= x
memory_64: M_stat= x, M_icode= x, M_cnd=z, M_valE= 0, M_valA= x, M_dstE= x, M_dstM= x, W_icode= x, W_valE= x, M_dstM= x, M_valM= x,
writeback_64: W_state x, W_icode= x, W_valE= x, W_valM= x, W_dstE= x, W_dstH= x, R=
X, Regout= X, M_cnd=0
R0: 9, R1: 8, R2: 7, R3: 6, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16

decode_64: E_bubble=0, D_stat= 1, D_icode= 3, D_ifun= 0, D_rA=15, D_rB= 0, D_valC= X, E_stat= 1, E_icode= 3, E_ifun= 0, E_valC= 256, E_valA= x, E_valB= 19, E_dstE= 1, E_dstM=15, E_srcA=15, E_srcB=15, W_valA= 9, M_valE= 11, e_valE= 256, d_srcA=15, d_srcB=15, e_dstE= 11, e_valE= 256, d_srcA=15, d_srcB=15, e_dstE= 11, e_valE= 256, d_srcA=15, d_srcB=15, e_dstA=15, e_dstA execute_64: E_icode= 3, E_ifun= 0, E_valA= x, E_valB= 19, E_valC= 256, E_endnflagin=0, E_stat= 1, E_dstE= 1, E_dstM=15, e_endnflagout=x, e_valE= 256, M_valE= 9 9 9, M_dstE= 4, M_dstM=15, W_stat= x, W_icode= x, W_valE= writeback_64: W_stat= x, W_icode= x, W_valE= X, M_CR0=9

9, Rl: 8, R2: 7, R3: 6, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16 135ns X, E_stat= 1, E_icode= 3, E_ifun= 0, E_valC= 256, E_valA= x, E_valB= 19, E_dstE= 0, E_dstM=15, E_srcA=15, E_srcB=15, M_valB= 11, M_valM= x, m_valM= x, M_valA= x, M_valE= 256, e_valE= 256, d_srcA= 4, d_srcB= 4, e_dstE= 0, M_dstM=15, M_dstE=1, M_dstM=15, M_dstE=1, M_dstM=15, M_dstE=1, M_dstM=15, M_dstE=1, M_dstM=15, M_d execute_64: E_icode= 3, E_ifun= 0, E_valA= x, E_valB= 19, E_valC= 256, E_cndnflagin=0, E_stat= 1, E_dstE= 0, E_dstM=15, e_cndnflagout=x, e_valE= 256, M_valE= 256 x, M_dstE= 1, M_dstM=15, W_stat= 1, W_icode= 8, W_valE= 11, W_valM= x, W_dstE= 4, W_dstM=15, R= writeback_64: W_stat= 1, W_icode= 8, W_valE= 80: 9, R1: 8, R2: 7, R3: 6, R4: 11, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16 165ns decode_64: E_bubble=0, D_stat= 1, D_icode= 9, D_ifun= 0, D_rA=15, D_rB= 0, D_valC= X, E_stat= 1, E_icode= 9, E_ifun= 0, E_valC= 256, E_valA= 11, E_valB= 11, E_dstE= 4, E_dstM=15, E_srcA= 4, E_srcB= 4, M_v alE= 256, M_valM= x, m_valM= x, m_valA= x, M_valE= 256, e_valE= 19, d_srcA= 4, d_srcB= 4, e_dst alE= 4, M_dstM=15, M_dstE=15, M_dstE=15, M_dstE=15, M_dstE=16, M_dstE=16, M_dstE=16, M_dstE=16, M_dstM=16, M_dst execute_64: E_icode= 9, E_ifun= 0, E_valA= 11, E_valB= 11, E_valC= 256, E_cndnflagin=0, E_stat= 1, E_dstE= 4, E_dstM=15, e_cndnflagout=x, e_valE= 19, M_valE= 256, M_cnd=0, M_stat= 1, M_icode= 3, e_dstE= 4, M_dstE= 0, M_dstM=15, M_valA= x x, M_dstE= 0, M_dstM=15, W_stat= 1, W_icode= 3, W_valE= 256, W_valM= writeback_64: W_stat= 1, W_icode= 3, W_valE= 256, W_valM= x, W_dstE= 1, W_dstM=15, R= 9, R1: 256, R2: 7, R3: 6, R4: 11, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16 decode_64: E_bubble=0, D_stat= 1, D_icode= 9, D_ifun= 0, D_rA=15, D_rB= 0, D_valC= 256, D_valP= 50, R= ALE = 256, W.valH= 19, E_valE= 19, E_valE= 19, E_valE= 19, E_valE= 4, E_dstE= 4, E_dstM=15, E_srcA= 4, E_srcB= 4, W.v BE 4, M_dstM=15, M_dstE=10, M_dstE= execute_64: E_icode= 9, E_ifun= 0, E_valA= 19, E_valB= 19, E_valC= 256, E_cndnflagin=0, E_stat= 1, E_dstE= 4, E_dstM=15, e_cndnflagout=x, e_valE= 27, M_valE= 19, M_cnd=0, M_stat= 1, M_icode= 9, e_dstE= 4, M_dstE= 4, M_dstM=15, M_valA= 11 memory_64: M_stat= 1, M_icode= 9, M_Cnd=z, M_valE= 19, M_valA= x, W_dstE= 0, W_dstM=15, m_valM= 9, m_stat= 1 11, M_dstE= 4, M_dstM=15, W_stat= 1, W_icode= 3, W_valE= 256, W_valM= writeback_64: W_stat= 1, W_icode= 3, W_valE= X, M_cnd=0

X, M_cnd=0

256, R1: 256, R2: 7, R3: 6, R4: 11, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16

decode_64: E_bubble=0, D_stat= 1, D_icode= 9, D_ifun= 0, D_rA=15, D_rB= 0, D_valC= X, E_stat= 1, E_icode= 9, E_ifun= 0, E_valC= 256, E_valA= 27, E_valB= 27, E_valB= 27, E_dstE= 4, E_dstM=15, E_srcA= 4, E_srcB= 4, W_valA= 19, M_valA= 27, e_valE= 35, d_srcA= 4, d_srcB= 4, e_dst = 27, e_valE= 27, e_valE= 35, d_srcA= 4, d_srcB= 4, e_dst = 48, M_valA= 19, M_valA= 27, e_valE= 27, e_valE= 35, d_srcA= 4, d_srcB= 4, e_dst = 48, M_valA= 28, M_ execute_64: E_icode= 9, E_ifun= 0, E_valA= 27, E_valB= 27, E_valC= 256, E_cndnflagin=0, E_stat= 1, E_dstE= 4, E_dstM=15, e_cndnflagout=x, e_valE= 35, M_valE= 27, M_cnd=0, M_stat= 1, M_icode= 9, e_dstE= 4, M_dstE= 4, M_dstM=15, M_valA= 19 19, M_dstE= 4, M_dstM=15, W_stat= 1, W_icode= 9, W_valE= 19, W_valM= mory_64: M_stat= 1, M_icode= 9, M_Cnd=z, M_valE= 27, M_valA= 9, W dstE= 4, W dstM=15, m valM= x, m stat= 1 writeback_64: W_stat= 1, W_icode= 9, W_valE= X, M_C1099 256, R1: 256, R2: 7, R3: 6, R4: 19, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16 X, E_stat= 1, E_icode= 9, E_ifum= 0, E_valC= 256, E_valA= 35, E_valB= 35, E_valB= 35, E_dstE= 4, E_dstM=15, E_srcA= 4, E_srcB= 4, W_v alA= 27, M_valA= 27, M_valA= 35, e_valE= 35, e_valE= 43, d_srcA=15, d_srcB=15, e_dst alE= 44, M_valA= 27, M_valA= 35, E_valB= 35, E_valB execute_64: E_icode= 9, E_ifun= 0, E_valA= 35, E_valB= 35, E_valC= 256, E_cndnflagin=0, E_stat= 1, E_dstE= 4, E_dstM=15, e_cndnflagout=x, e_valE= 43, M_valE= 35, M_cnd=0, M_stat= 1, M_icode= 9, e_dstE= 4, M_dstE= 4, M_dstM=15, M_valA= 27 27, M_dstE= 4, M_dstM=15, W_stat= 1, W_icode= 9, W_valE= writeback_64: W_stat= 1, W_icode= 9, W_valE= R0: 256, R1: 256, R2: 7, R3: 6, R4: 27, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16 285ns PC: x X, Micode= 9, Wicode= 9, Micode= 3, Distalle0, Di X, E_stat= 1, E_icode= 3, E_ifun= 0, E_valC= 64, E_valA= 11, E_valB= 11, E_dstE= 1, E_dstE= 1, E_dstH=15, E_srcA=15, E_srcB=15, W_valB= 35, M_valB= 43, e_valE= 64, d_srcA=15, d_srcB=15, e_dstE= 1, M_valA= 35, M_valA= 43, e_valE= 64, d_srcA=15, d_srcB=15, e_dstE= 1, M_valA= 35, M_va execute_64: E_icode= 3, E_ifun= 0, E_valA= 11, E_valB= 11, E_valC= 64, E_cndnflagin=0, E_stat= 1, E_dstE= 1, E_dstM=15, e_cndnflagout=x, e_valE= 64, M_valE= 35 35, M_dstE= 4, M_dstM=15, W_stat= 1, W_icode= 9, W_valE= writeback_64: W_stat= 1, W_icode= 9, W_valE= 35, W_valM= x, W_dstE= 4, W_dstM=15, R= R0: 256, R1: 256, R2: 7, R3: 6, R4: 35, R5: 4, R6: 3, R7: 2, R8: 1, R9: 10, R10: 12, R11: 13, R12: 14, R13: 15, R14: 16 decode_64: E_bubble=0, D_stat= 8, D_icode= x, D_ifun= x, D_rA=15, D_rB= 0, D_valC= 64, D_valP= A, E_stat= 1, E_icode= 3, E_ifum= 0, E_valC= 64, E_valA= 11, E_valB= 11, E_dstE= 0, E_dstM=15, E_srcA=15, E_srcB=15, W_valB= 43, W_valW= x, m_valW= x, m_valA= 11, M_valE= 64, e_valE= 64, execute_64: E_icode= 3, E_ifun= 0, E_valA= 11, E_valB= 11, E_valC= 64, E_cndnflagin=0, E_stat= 1, E_dstE= 0, E_dstM=15, e_cndnflagout=x, e_valE= 64, M_valE= 64, M_valE= 64, M_cnd=0, M_stat= 1, M_icode= 3, e_dstE= 0, M_dstE= 1, M_dstM=15, M_valA= 11 11, M_dstE= 1, M_dstM=15, W_stat= 1, W_icode= 9, W_valE= 43, W_valM= writeback_64: W_stat= 1, W_icode= 9, W_valE=