COMSM1302 Overview of Computer Architecture

Lecture 9

ModuleSim



In the previous lecture

- 1. Computer systems layers.
- 2. 4-bit CPU from 4-bit counter.

3. ModuleSim simulation software



In this lecture


1. Modulesim

- 1. Bus in Modulesim
- 2. Different components in ModuleSim
- 3. Solve some design problems
- 2. At the end of this lecture:
 - 1. To use ModuleSim to implement and test your designs.



Simulation






















Register




和clock基本协调




Clock








Clock use






Split/Merge







Split/Merge – use 2-1






Split/Merge – use 2-2








Split/Merge – use 1-1



another signal xx1₃1₂.






Splitter / Merger


OR

Register

of the original signal are first two bits of


Split/Merge – use 1-2








MUX






MAND from MUX






✓ If – Else with MUX












Mark DMX with counter


⊕ ⊝



Use a counter and a 2X4 demultiplexer to produce four signals such that one of them is high at a time.

Out1	Out2	Out3	Out4
0001	0000	0000	0000
0000	0001	0000	0000
0000	0000	0001	0000
0000	0000	0000	0001

Hint – use the output of the counter to control the demultiplexer.



№ 4 X 16 DMX

⊕ ⊝




- 1. This demultiplexer decodes 2-bit signal into four signals (2 X 4 demux)
- 2. How many signals can we get be decoding a 4-bit signal?
- 3. Design a circuit to decode a 4-bit signal using 2X4 demultiplexers.

Selected
output
А
В
С
D













K Fanout








Memory






Memory - size




Memory - read






Memory – write






Memory – load data





Memory - design problem -1



You have two memory components.

Design a circuit to copy the content of the first 16 bytes from the first memory to the first 16 bytes of the second memory.

data	address
0x02	0x0
0x13	0x1
0x60	0x2

ΘΘ

data	address
0x02	0x0
0x13	0x1
0x60	0x2



Memory - design problem -2



Extra challenge. Design a circuit to move the data from the first memory to the second memory. The data should be unchanged if the value of each 4bits is grater than zero and to store 0xf for each 4 bits if their value is zero.

data	address
0x 0 2	0x0
0x13	0x1
0x6 0	0x2

ΘΘ

data	address
0x f 2	0x0
0x13	0x1
0x6 f	0x2





- 1. ModuleSim and some of its components.
 - 1. How clock control registers
 - 2. How to use Split/Merge
 - 3. Some applications of multiplexers and demultiplexers.
- 2. Memory component and two design problem.

