Qucs: An introduction to the new simulation and compact device modelling features implemented in release 0.0.19/0.0.19S of the popular GPL circuit simulator

Mike Brinson ¹, mbrin72043@yahoo.co.uk.
Richard Crozier ², richard.crozier@yahoo.co.uk
Vadim Kuznetsov ³, ra3xdh@gmail.com
Clemens Novak ⁴, clemens@familie-novak.net
Bastien Roucaries ⁵, bastien.roucaries@satie.ens-cauchan.fr
Frans Schreuder ⁶, fransschreuder@gmail.com
Guilherme Brondani Torri ⁴, guitorri@gmail.com

¹Centre for Communications Technology, London Metropolitan University, UK

²The University of Edinburgh, UK

³Bauman Moscow Technical University, Russia

⁴Qucs Developer

⁵Laboratoire SATIE — CNRS UMR 8929, Université de Cergy-Pontoise, ENS Cachan, FR


⁶Nikhef, Amsterdam, NL



Qucs: An introduction to the new simulation and compact device modelling features implemented in release 0.0.19/0.0.19S of the popular GPL circuit simulator

- Qucs-0.0.19/S structure: overview, spice4qucs initiative tasks and main features
- Ngspice and Xyce applications: legacy Qucs circuit simulation, larger analogue circuits, power electronics and qucs2spice netlist converter
- Compact modelling with Qucs, ngspice, and Xyce
 - EDD support: Current and charge equations
 - XSPICE macromodel support: capacitance probes
 - B-type SPICE sources
 - Harmonic balance simulation with Xyce and Qucs compact models
- New components implemented by spice4qucs
 - Behavioural, modulated and noise sources: B-type, PWL, AM, SFFM and time domain noise
 - Transmission lines: TLINE, LTRA and UDRCTL
 - Full SPICE specification for semiconductor Diode, BJT, JFET, MOSFET and MESFET models
- Parametrization features and ngnutmeg scripting introduced with spice4qucs
- New simulation types implemented by spice4qucs: .FOUR, .NOISE, .DISTO and ngspice "Custom simulation"
- New tools for active and passive filter synthesis
- Introduction to the Qucs subcircuit to Verilog-A module synthesizer
- Plans for future

Qucs-0.0.19/S structure diagram for simulation and compact device modelling





Overview of spice4qucs structure: Part I – spice4qucs initiative tasks


Spice4qucs initative tasks:

- Correct known weaknesses observed with the current Qucs simulation engine quesator
- Provide Qucs users with a choice of simulator selected from qucsator, ngspice and Xyce
- Extend Qucs subcircuit, EDD, RFEDD and Verilog-A device modelling capabilities
- Access to the additional simulation tools and extra component and device models provided by ngspice and Xyce
- Mixed-mode analogue-digital circuit simulation capability using Qucs/ngspice/XSPICE simulation

Currently implemented in Qucs-0.0.19/S:

- Ngspice, Xyce (both serial and parallel) support
- Basic simulations support (.DC, .AC, .TRAN)
- Advanced simulation support (.FOUR, .DISTO, .NOISE, .HB)
- Semiconductor devices with full SPICE specifications
- Qucs equations, parametrization (.PARAM), and ngnutmeg script support
- Custom ngspice simulation User controlled simulation based on ngnutmeg scripts
- Qucs subcircuit to Verilog-A module synthesizer support

● Qucs <—>Ngspice/Xyce interfacing schematic



Spice4qucs online documentation available here: https://qucs-help.readthedocs.org/en/spice4qucs/index.html




Overview of spice4qucs structure: Part II – New simulation features available with spice4qucs

The list of supported simulations:


- Qucsator, ngspice, and Xyce;
 - DC sweep analysis
 - AC small signal analysis
 - Transient analysis
 - Single parameter sweep
- Quesator and ngspice: Parameter sweep in nested loops
- Quescator and Xyce only;
 Harmonic balance (HB)
- Ngspice and Xyce: Fourier analysis
- Ngspice only:
 - Distortion analysis
 - Noise analysis
 - Custom simulation ngnutmeg scripts embedded in Qucs schematics

New "SPICE simulation" dialogue:






Ngspice and Xyce simulation techniques: Part I – Legacy Qucs circuit simulation with ngspice and Xyce





Ngspice and Xyce simulation techniques: Part II – Larger circuit simulation with ngspice and Xyce


This example illustrates an ngspice simulation of a larger analogue circuit: the BJT audio amplifier simulation data, for both the frequency and time domains, are given on the slide:





Ngspice and Xyce simulation techniques: Part III – A power electronics simulation example

- A MOSFET switch circuit with an inductive load is shown simulated by ngspice and Xyce: this example introduces a support feature for Qucs library components introduced with current implementation of spice4qucs.
- In this simulation a SPICE model of the power MOSFET is synthesized from a Qucs library model using a qucs2spice subsystem included with spice4qucs:



Compact modeling with Qucs and ngspice/Xyce: Part I – Current equation support


Consider tunnel diode model represented by

$$I = I_s \left(e^{\frac{V}{\varphi_T}} - 1 \right) + I_v e^{k(V - V_v)} + I_p \cdot \frac{V}{V_p} e^{\frac{V_p - V}{V_p}}$$

$$\tag{1}$$

Spice Netlist

With spice4qucs, Qucs EDD charge components can be represented by B-type ngspice/Xyce current sources:




Compact modelling with Qucs and ngspice/Xyce: Part II – Charge equation approach

Nonlinear capacitance current expressed as a function of device voltage can be written as:

$$I = \frac{dQ}{dt} = \frac{d}{dt}CV \quad (2)$$

As Xyce and ngspice appear not to support the diff() operator an electrical equivalent circuit is needed to model capacitor charge equations:

Nonlinear capacitance equivalent circuit:






Compact modelling with Qucs and ngspice/Xyce: Part III – Charge equations usage example

 In this example a nonlinear capacitance is simulated with ngspice and Xyce:


$$Q = C_1 V + \frac{C_2 V^2}{2} + \frac{C_3 V^3}{3} + \ldots + \frac{C_N V^N}{N}$$
 (3)






Compact modeling with Qucs and ngspice/Xyce: Part IV – B-type source usage for compact modelling

 Qucs 0.0.19/S introduces a new component: SPICE-compatible equation defined voltage or current sources (SPICE B-type source). The B-type sources allow straight forward construction of compact device models:



Compact modeling with Qucs and ngspice/Xyce: Part V-NPN BJT compact model used for Harmonic balance analysis of a one-stage BJT amplifier


 Spice4qucs and Xyce allow large signal steady state AC Harmonic Balance simulation, for example the simulation of an experimental NPN BJT compact macromodel:



q=1.6e-19

Compact modelling with Qucs and ngspice/Xyce: Part VI – HB analysis SPICE netlist and output data for a BJT amplifier


 Xyce harmonic balance simulation data and auto generated netlist for one-stage BJT amplifier; see http://www.mixdes.org/Mixdes3/:






Compact modelling with Qucs and ngspice/Xyce: Part VII – XSPICE macromodels usage


- Qucs-0.0.19/S allows embedding of SPICE netlist models in Qucs libraries
- An example application of this feature is show below
 - · Direct simulation of SPICE defined components
 - XSPICE macromodel usage
- LM358 XSPICE macromodel usage example (noninverting amplifier):



Compact modeling with Qucs and ngspice/Xyce: Part VIII – XSPICE probe usage for circuit node capacitance extraction

- ullet Capacitance probe component (XSPICE CMeter) introduced with Qucs release 0.0.19/S
- It allows extraction of the capacitance connected to a circuit node drawn on a Ques schematic and simulated by ngspice:








Overview of new components introduced in Qucs-0.0.19/S: Part I – A short components list

- New SPICE components introduced with Qucs-0.0.19/S:
 - Sources: B-type source, SPICE AC voltage source, SPICE large signal noise sources;
 - Modulated sources: AM, SFFM;
 - Piecewise source: PWL;
 - Passive components: SPICE RCL, inductive coupling;
 - Transmission lines: LTL, LTRA, UDRCTL;
 - Semiconductor devices: diode, BJT, JFET, MOSFET, MESFET;
- SPICE netlist sections: .PARAM, .GLOBAL_PARAM, .IC, .NODESET, .OPTIONS, Nutmeg equation
- Additional SPICE specific simulation routines: .FOUR, .NOISE, .DISTO, and ngspice "Custom ngnutmeg script" simulation




Overview of new SPICE components introduced in Qucs-0.0.19/S: Part II – New SPICE compatible sources






Overview of new SPICE components introduced in Qucs-0.0.19/S: Part III – New transmission line models - these work in the time domain







Overview of new SPICE components introduced in Qucs-0.0.19/S: Part IV – Ideal coupled inductor models





Overview of new SPICE components introduced in Qucs-0.0.19S: Part V – Semiconductor devices with full SPICE specification








Ques equation support in spice4ques

An example for evaluating the total S, active P, and reactive Q power in an RC passive electrical network:

$$S = abs(U \cdot \overline{I}) \qquad P = \Re[U \cdot \overline{I}] \qquad Q = \Im[U \cdot \overline{I}] \tag{4}$$






SPICE style parametrization and ngnutmeg postprocessor usage implemented by spice4qucs


The following Qucs "equation" style icons introduce model parametrization and simulation data postprocessing:

- SPICE .PARAM section icon
- ngnutmeg equation icon





New analysis-simulation types implemented with spice4qucs: SPICE small signal distortion, SPICE small signal AC domain and large signal time domain noise, and SPICE Fourier analysis






Ngspice custom simulation techniques: Part I – Main features

Main features:


- Embedding user defined ngnutmeg scripts in a Qucs schematic
- Full ngnutmeg operator and function support
- User defined variables for plotting simulation data
- User defined raw ASCII SPICE3f5 style output

• Ngnutmeg script editing dialogue:





Ngspice custom simulation technique: Part II – Application example: Monte-Carlo simulation controlled via a ngnutmeg script



frequency



Extended passive filter synthesis tool Qucsfilter

Filter topologies added in Qucs-0.0.19/S:

- C-coupled transmission lines
- Coupled microstrip
- Coupled transmission lines
- End-coupled microstrip
- Stepped impedance
- Stepped impedance microstrip


• Quesfilter utility main window



 An example of a Qucs synthesized filter topology is presented in the next slide



Auto synthesized microstrip filter topology and simulated S parameter frequency response






A new Qucs design feature for Active filter synthesis

Main features


- Butterworth, Chebyshev (Type I and II), Bessel, and Cauer low-pass, high-pass, band-pass, and band-stop active filters design
- Sallen-Key, Multifeedback, and Cauer filter section topologies are available
- User-defined filter transfer functions
- Full Qucs integration via copy-paste interface with Qucs GUI

Main window of Quesactive filter:






Auto synthesized Chebyshev 5th-order filter and its magnitude response





RFEDD support in spice4qucs: Part I – The problem

• Consider an inductor with frequency dependent losses:



• Frequency dependent resistance losses are given by

$$R_{loss}(f) = K_1 \sqrt{F} \tag{5}$$


• With an equivalent Z-parameter matrix:

$$Z = \begin{bmatrix} 1 & K_1 \sqrt{F} \\ 1 & 0 \end{bmatrix} \tag{6}$$




RFEDD support in spice4qucs: Part II – ngspice approach

• The ngspice "hertz" frequency variable can be used in algebraic expressions to represent passive component (RCL) frequency dependence:





RFEDD support in spice4qucs: Part III – A Qucs RFEDD equivalent circuit for resistance frequency dependent losses






Introduction to the Qucs GPL Verilog-A module synthesizer: Part I


Qucs-0.0.19S includes the first release of a GPL Verilog-A synthesis tool for compact device modelling.

- The Qucs-0.0.19S Verilog-A synthesizer is a basic working version of this new open source ECAD tool.
- It is for test purposes: bugs are likely and it may not be very stable.
- Generated synthesized Verilog-A code is relatively basic and has to be optimized manually for speed. However, it is expected that in the future its operation will improve as development of the Qucs synthesizer progresses.
- Circuits and Verilog-A synthesized models can be constructed from the following Qucs/SPICE built in components:



Introduction to the Qucs GPL Verilog-A module synthesizer: Part II


Structure:





Introduction to the Qucs GPL Verilog-A module synthesizer: Part III


Data flow through the Qucs GPL compact device modelling tool set.





Introduction to the Qucs GPL Verilog-A module synthesizer: Part IV


Synthesis of a SPICE like compact semiconductor diode model: static I_d and dynamic capacitance model plus synthesized Verilog-A module code.





Introduction to the Qucs GPL Verilog-A module synthesizer: Part V


Synthesis of a SPICE like semiconductor diode model: simulated static and dynamic characteristics.





Introduction to the Qucs GPL Verilog-A module synthesizer: Part VI


Verilog-A synthesis of a SPICE like semiconductor diode model: temperature effects





Introduction to the Qucs GPL Verilog-A module synthesizer: Part VII

Verilog-A synthesis of a SPICE like semiconductor diode model: simulated I_d-V_d temperature effects.






Simulation data for Qucs EDD model and built-in diode model

Introduction to the Qucs GPL Verilog-A module synthesizer: Part VIII


Verilog-A synthesis of semiconductor device shot and flicker noise: EDD models and Verilog-A module code.





Noise model symbols








Synthesized Verilog-A module code

```
include "disciplines, vams"
'include "constants.vams"
module Flicker NoiseR1(P1, P2, P3, P4);
inout P1, P2, P3, P4;
electrical P2, P1, nFlicker, P3, P4;
parameter real Kt=1e-12:
parameter real Ffe=1;
parameter real At=1;
analog begin
@(initial model)
begin
end
I(P2,P1) <+ V(P2,P1)/( 1e-3 );
I(nFlicker) <+ flicker_noise(Kf. Ffe. "flicker" ):
I(nFlicker) <+ (-V(nFlicker))/( 1 ):
(P3.P4) <+ sqrt(exp(Af*ln((V(P1.P2)*1e3)+1e-30)))*V(nFlicker);
end
endmodule
```



Introduction to the Qucs GPL Verilog-A module synthesizer: Part IX


Verilog-A synthesis of semiconductor device shot and flicker noise: small signal AC domain simulation data.





Introduction to the Qucs GPL Verilog-A module synthesizer: Part X

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS $I_{ds} = f(V_d, V_g, V_s, V_b)$ model for a transistor operating in long channel mode.




Qucs EDD EKV2p6 lds=f(Vd, Vg, Vs, Vb) model

Synthesized EKV2p6 lds=f(Vd, Vg, Vs, Vb) Verilog-A code



Introduction to the Qucs GPL Verilog-A module synthesizer: Part XI


Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS $I_{ds} = f(V_d, V_g, V_s, V_b)$ swept DC simulation data.





Introduction to the Qucs GPL Verilog-A module synthesizer: Part XII

Verilog-A synthesis of multi-EDD models: Optimization of Qucs synthesized Verilog-A module code for speed.





Conclusion

Summary:

 Version 0.0.19 is a major release of the Qucs circuit simulator, updating the popular RF package while simultaneously adding a new software tool, Qucs 0.0.19S, which provides Qucs users with an experimental software package that links legacy Qucs with ngspice and Xyce GPL SPICE.

In the future the main Qucs development directions are likely to be:

- Further integration of Qucs with ngspice and Xyce: including improvement
 of the existing ngnutmeg support, an RFEDD synthesizer implementation,
 additional analysis support for SPICE .SENS and .PZ etc, and a range of
 new SPICE compatible components, for example magnetic core models.
- Improvements to the Verilog-A module synthesizer.
- Implementation of mixed signal simulation with ngspice/XSPICE and Xyce.

Oucs-0.0.19S-RC3 from

 $\label{lem:https://github.com/ra3xdh/qucs/releases/download/0.0.19S-rc3/qucs-0.0.19Src3.tar.gz & \mbox{ (linux source) https://github.com/ra3xdh/qucs/releases/download/0.0.19S-rc3/qucs-0.0.19Src3-setup.zip (Windows installer) & \mbox{ (Windows installer) https://github.com/ra$

