13103518 - CESAR EDUARDO CORREA

16200639 - DANIEL DE SOUZA BAULÉ

16100751 - VINÍCIUS SCHWINDEN BERKENBROCK

- An open standard, on-chip interconnect specification for the connection and management of functional blocks in a System-on-Chip (SoC).
- Facilitates right-first-time development of multi-processor designs with large numbers of controllers and peripherals.
- Promotes design re-use by defining common interface standards for SoC modules

- An architecture that is widely used in system-on-chip designs, which are found on chip buses.
- The AMBA specification standard is used for designing high-level embedded microcontrollers.
- AMBA's major objective is to provide technology independence and to encourage modular system design.
- It strongly encourages the development of reusable peripheral devices while minimizing silicon infrastructure.

techopedia.com

It's the interface(s) everyone uses to bolt blocks together in their

chip.

Advanced System Bus	ASB	Now obsolete, so don't worry about this one!
Advanced Peripheral Bus	APB	Simple, easy, for your peripherals
Advanced High-Performance Bus	АНВ	Now used a lot in Cortex-M designs
Advanced eXtensible Interface	AXI	The most widespread, now up to AXI4
Advanced Trace Bus	ATB	For moving trace data around the chip, see CoreSight
AXI Coherency Extensions	ACE	Used in big.LITTLE systems for smartphones, tablets, etc.
Coherent Hub Interface	СНІ	The highest performance, used in networks and servers

Ben Walshe

It's the interface(s) everyone uses to bolt blocks together in their

chip.

Advanced System Bus	ASB	Now obsolete, so don't worry about this one!
Advanced Peripheral Bus	APB	Simple, easy, for your peripherals
Advanced High-Performance Bus	АНВ	Now used a lot in Cortex-M designs
Advanced eXtensible Interface	AXI	The most widespread, now up to AXI4
Advanced Trace Bus	ATB	For moving trace data around the chip, see CoreSight
AXI Coherency Extensions	ACE	Used in big.LITTLE systems for smartphones, tablets, etc.
Coherent Hub Interface	CHI	The highest performance, used in networks and servers

Ben Walshe

 It's the interface(s) everyone uses to bolt blocks together in their chip.

Advanced Peripheral Bus	APB	Simple, easy, for your peripherals
Advanced High-Performance Bus	АНВ	Now used a lot in Cortex-M designs
Advanced Trace Bus	ATB	For moving trace data around the chip, see CoreSight

Ben Walshe

A BRIEF HISTORY

- 1995 ARM received EU funding;
- 1996 ARM introduces the Advanced Microcontroller Bus Architecture as an open architecture;
  - It facilitates development of multiprocessor designs with large numbers of controllers and peripherals
- Since its inception, the scope of AMBA has, despite its name, gone far beyond microcontroller devices.
- Today, AMBA is widely used on a range of ASIC and SoC parts including applications processors which are typically found in modern portable mobile devices like smartphones.

- An important aspect of a SoC is not only which components or blocks it houses, but also how they interconnect.
- AMBA served as a solution for how the blocks would interface with each other.
- It soon became the 'de facto' standard interface for anyone which to bring a controller or a peripheral IP block to market.

- AMBA
  - ASB Advanced System Bus;
  - APB Advanced Peripheral Bus;
- AMBA 2
  - AHB High-performance Bus;
- AMBA 3 (2003)
  - AXI Advanced eXtensible Interface;
  - ATB Advanced Trace Bus

- AMBA 4 (2010)
  - AXI4;
  - ACE AXI Coherency Extensions;
- AMBA 5 (2013)
  - CHI Coherent Hub Interface

# AMBA 3 APB

ADVANCED PERIPHERAL BUS

#### AMBA3 APB

- It provides a low-cost interface that is optimized for minimal power consumption and reduced interface complexity.
- The APB interfaces to any peripherals that are low-bandwidth and do not require the high performance of a pipelined bus interface.
- All signal transitions are only related to the rising edge of the clock to enable the integration of APB peripherals easily into any design flow.
- Every transfer takes at least two cycles.

#### AMBA3 APB

- The APB can interface with:
  - AMBA Advanced High-performance Bus Lite (AHB-Lite);
  - AMBA Advanced Extensible Interface (AXI);
- You can use it to provide access to the programmable control registers of peripheral devices.

### AMBA3 APB – Changes from previous specification

- A ready signal, PREADY, to extend an APB transfer.
- An error signal, PSLVERR, to indicate the failure of a transfer.

# AMBA 3 APB signals

Signal	Source	Description
PCLK	Clock source	Clock. The rising edge of <b>PCLK</b> times all transfers on the APB.
PRESETn	System bus equivalent	Reset. The APB reset signal is active LOW. This signal is normally connected directly to the system bus reset signal.

# AMBA 3 APB signals

Signal	Source	Description
PADDR	APB bridge	Address. This is the APB address bus. It can be up to 32 bits wide and is driven by the peripheral bus bridge unit.
PSELx	APB bridge	Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a <b>PSELx</b> signal for each slave.
PENABLE	APB bridge	Enable. This signal indicates the second and subsequent cycles of an APB transfer.
PWRITE	APB bridge	Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.
PWDATA	APB bridge	Write data. This bus is driven by the peripheral bus bridge unit during write cycles when <b>PWRITE</b> is HIGH. This bus can be up to 32 bits wide.


# AMBA 3 APB signals

Signal	Source	Description
PREADY	Slave interface	Ready. The slave uses this signal to extend an APB transfer.
PRDATA	Slave interface	Read Data. The selected slave drives this bus during read cycles when <b>PWRITE</b> is LOW. This bus can be up to 32-bits wide.
PSLVERR	Slave interface	This signal indicates a transfer failure. APB peripherals are not required to support the <b>PSLVERR</b> pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.


#### AMBA3 APB – Write Transfer

- With no wait states.
- With wait states.

- Signals:
  - PCLK
  - PADDR
  - PWRITE
  - PSEL
  - PENABLE
  - PWDATA
  - PREADY




- Setup Phase:
  - The write transfer starts with the address, write data, write signal and select signal all changing after the rising edge of the clock.




#### Access phase:

- After the following clock edge the enable signal is asserted, PENABLE, and this indicates that the Access phase is taking place.
- The address, data and control signals all remain valid throughout the Access phase.
- The transfer completes at the end of this cycle.




#### • Final phase:


- The enable signal, PENABLE, is deasserted at the end of the transfer.
- The select signal, PSELx, also goes LOW unless the transfer is to be followed immediately by another transfer to the same peripheral.




- Registers:
  - PCLK
  - PADDR
  - PWRITE
  - PSEL
  - PENABLE
  - PWDATA
  - PREADY



- Setup Phase:
  - The write transfer starts with the address, write data, write signal and select signal all changing after the rising edge of the clock.
  - Same as with no wait states.




- Access phase:
  - During an Access phase, when PENABLE is HIGH, the transfer can be extended by driving PREADY LOW.
  - Remain unchanged:
    - PADDR
    - PWRITE
    - PSEL
    - PENABLE
    - PWDATA



2 additional cycles


- Final phase:
  - The enable signal, PENABLE, is deasserted at the end of the transfer.
  - The select signal, PSELx, also goes LOW unless the transfer is to be followed immediately by another transfer to the same peripheral.




#### AMBA3 APB – Read Transfer

- With no wait states.
- With wait states.

- Setup Phase:
  - The read transfer starts the same as the write transfer: with the address, write signal and select signal all changing after the rising edge of the clock.
  - PWRITE set to LOW.




- Access phase:
  - After the following clock edge the enable signal is asserted, PENABLE, and this indicates that the Access phase is taking place.
  - The slave must provide the data before the end of the read transfer.




#### • Final phase:


- The enable signal, PENABLE, is deasserted at the end of the transfer.
- The select signal, PSELx, also goes LOW unless the transfer is to be followed immediately by another transfer to the same peripheral.



- Setup Phase:
  - The write transfer starts with the address, write data, write signal and select signal all changing after the rising edge of the clock.
  - Same as with no wait states.




- Access phase:
  - During an Access phase, when PENABLE is HIGH, the transfer can be extended by driving PREADY LOW.
  - Remain unchanged:
    - PADDR
    - PWRITE
    - PSEL
    - PENABLE



2 additional cycles

- Final phase:
  - The enable signal, PENABLE, is deasserted at the end of the transfer.
  - The select signal, PSELx, also goes LOW unless the transfer is to be followed immediately by another transfer to the same peripheral.




#### AMBA3 APB – Error Response

- You can use PSLVERR to indicate an error condition on an APB transfer.
- Error conditions can occur on both:
  - Read transactions.
  - Write transactions.
- PSLVERR is only considered valid during the last cycle of an APB transfer, when PSEL, PENABLE, and PREADY are all HIGH.


#### AMBA3 APB – Error Response

- When an error occurs:
  - Peripheral might or might not have changed state.
  - The register within the peripheral might or might not have been written to.
  - Data read might be invalid.
- Support for PSLVERR signal is not required in APB peripherals.
- Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.

# AMBA3 APB – Error Response on Write Transfer



# AMBA3 APB – Error Response on Read Transfer



# AMBA3 APB – Error Response on AXI/AHB

### From AXI to APB:


 An APB error is mapped back to RRESP/BRESP = SLVERR. This is achieved by mapping PSLVERR to the AXI signals RRESP[1] for reads and BRESP[1] for writes.

#### From AHB to APB:

 PSLVERR is mapped back to HRESP = ERROR for both reads and writes. This is achieved by mapping PSLVERR to the AHB signal HRESP[0].

# AMBA3 APB – Operating States


- IDLE:
  - Default state of the APB
  - When a transfer is required the bus moves into the SETUP



### AMBA3 APB – Operating States

### • SETUP:


- The appropriate select signal, PSELx, is asserted.
- The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock.
- The address, write, select, and write data signals must remain stable during the transition from the SETUP to ACCESS state.



### AMBA3 APB – Operating States

#### ACCESS:

- The enable signal, PENABLE, is asserted.
- Exit from the ACCESS state is controlled by the PREADY signal from the slave:
  - If PREADY is held LOW by the slave then the peripheral bus remains in the ACCESS state.
  - If PREADY is driven HIGH by the slave then the ACCESS state is exited and the bus returns to the IDLE state if no more transfers are required. Alternatively, the bus moves directly to the SETUP state if another transfer follows.



```
APB.h
#include <stdint.h>
struct APB Signals
   uint32 t
               PADDR;
   uint8 t
               PSELx;
   uint8 t
               PENABLE;
   uint8 t
               PWRITE;
   uint32 t
               PWDATA;
               PREADY;
   uint32 t
               PRDATA;
   uint8 t
               PSLVERR;
```

```
APB_Slave.c
#include "APB.h"
#include "APB Slave.h"
int values[] = {0, 0, 0};
void runSlave(struct APB Signals * APB bus) {
    if (APB bus->PENABLE && (APB bus->PSELx == 1)) {
        if (APB bus->PWRITE) {
            values[APB bus->PADDR] = APB bus->PWDATA;
            APB bus->PREADY = 1;
        } else {
            APB bus->PRDATA = values[APB bus->PADDR];
            APB bus->PREADY = 1;
```

```
APB Master.c
#include "APB.h"
#include "APB Master.h"
uint8 t sendDataMaster(struct APB Signals * APB bus, uint32 t * data, uint32 t address) {
       case 0:
            APB bus->PADDR = address;
            APB bus->PWDATA = *data;
           APB bus->PWRITE = 1;
           APB bus->PSELx = 1:
            return 0;
       case 1:
            APB bus->PENABLE = 1;
            APB bus->PREADY = 0;
            return 0;
       case 2:
            if(APB bus->PREADY) {
                APB bus->PENABLE = 0;
                APB bus->PSELx = 0;
```

```
uint8 t readDataMaster(struct APB Signals * APB bus, uint32 t * data, uint32 t address) {
   switch (currentState) {
       case 0:
            APB bus->PADDR = address;
            APB bus->PWRITE = 0;
            APB bus->PSELx = 1;
            currentState = 1;
            return 0;
       case 1:
            APB bus->PENABLE = 1:
           APB bus->PREADY = 0:
            return 0;
       case 2:
            if(APB bus->PREADY) {
                *data = APB bus->PRDATA;
               APB bus->PENABLE = 0;
               APB bus->PSELx = 0;
```

```
APB_test.c
    #ifndef APB TEST H
    #define APB TEST H
    #define INITIALDATA 0000536000;
    #define INCREMENT 0005500000;
    #include "APB.h"
    #include "APB Master.h"
    #include "APB Slave.h"
13 > void print uart0(const char *s) {---}
19 > void print uint32 uart0(uint32 t value) { ---
27 > void prettyPrint(int address, uint32 t value, uint8 t direction) { m}
    void sendData(struct APB Signals * APB bus, uint32 t * data, uint32 t address) {
        while(!sendDataMaster(APB bus, data, address))
             runSlave(APB bus);
    void readData(struct APB Signals * APB bus, uint32 t * data, uint32 t address) {
        while(!readDataMaster(APB bus, data, address))
             runSlave(APB bus);
```

```
void c entry() {
    struct APB Signals APB bus;
    uint32 t data = INITIALDATA;
    print uart0("\n");
   for (int i = 0; i < 3; i++) {
        sendData(&APB bus, &data, i);
       prettyPrint(i, data, 1);
       data += INCREMENT;
    print uart0("\n");
    for (int i = 0; i < 3; i++) {
        readData(&APB bus, &data, i);
       prettyPrint(i, data, 0);
       data += INCREMENT;
#endif
```

```
run.sh

mkdir -p obj

arm-none-eabi-as -mcpu=cortex-a9 -g src/startup.s -o obj/startup.o

arm-none-eabi-gcc -c -mcpu=cortex-a9 -g src/APB_test.c -o obj/APB_test.o

arm-none-eabi-gcc -c -mcpu=cortex-a9 -g src/APB_Slave.c -o obj/APB_Slave.o

arm-none-eabi-gcc -c -mcpu=cortex-a9 -g src/APB_Master.c -o obj/APB_Master.o

arm-none-eabi-ld -T src/test.ld \

obj/APB_Slave.o obj/APB_Master.o obj/APB_test.o obj/startup.o -o obj/test.elf

arm-none-eabi-objcopy -O binary obj/test.elf obj/test.bin

qemu-system-arm -M realview-pbx-a9 -m 128M -nographic -kernel obj/test.bin
```

```
dsbaule@DSB-VM:~/Desktop/SOII/INE5424_Seminario/APB$ bash run.sh
pulseaudio: set_sink_input_volume() failed
pulseaudio: Reason: Invalid argument
pulseaudio: set_sink_input_mute() failed
pulseaudio: Reason: Invalid argument

Data: 0000179200 sent to address 0
Data: 0001653760 sent to address 1
Data: 0000179200 received from address 2

Data: 0000179200 received from address 1
Data: 0001653760 received from address 1
Data: 0003128320 received from address 2
```

# AMBA ATB




Figure 1-1 ATB relationships

#### Table 2-1 Global signals

Name	Master	Slave	Description
ATCLK	Input	Input	Global ATB clock.
ATCLKEN	Input	Input	Enable signal for ATCLK domain.
ATRESETn	Input	Input	ATB interface reset when LOW. This signal is asserted LOW asynchronously, and deasserted HIGH synchronously.

Table 2-2 Data signals	Tabl	e 2	-2[	)ata	sig	na	s
------------------------	------	-----	-----	------	-----	----	---

Name	Master	Slave	Clamp value	Description
ATBYTES[m:0]a	Output	Input	LOW	The number of bytes on ATDATA to be captured, minus 1.
ATDATA[n:0]	Output	Input	LOW	Trace data.
ATID[6:0]	Output	Input	LOW	An ID that uniquely identifies the source of the trace. See ATIDs on page 3-7.
ATREADY	Input	Output	HIGH	Slave is ready to accept data. See Chapter 3 Flow Control.
ATVALID	Output	Input	LOW	A transfer is valid during this cycle. If LOW, all other AT signals must be ignored this cycle. See Chapter 3 Flow Control.
a. The letters m and n are explained in Relationship between ATDATA and ATBYTES on page 3-5.				

#### Table 2-3 Flush control signals

Name Master Slave Clamp value Description  AFVALID Input Output LOW This is the flush signal. All buffers must be flushed because trace cap					
AFVALID Input Output LOW This is the flush signal. All buffers must be flushed because trace cap	Name	Master	Slave		Description
is about to stop. See Buffer flush on page 4-2.	AFVALID	Input	Output	LOW	This is the flush signal. All buffers must be flushed because trace capture is about to stop. See <i>Buffer flush</i> on page 4-2.
AFREADY Output Input HIGH This is a flush acknowledge. Asserted when buffers are flushed. See Buffer flush on page 4-2.	AFREADY	Output	Input	HIGH	




Figure 3-1 Flow of trace data between master and slave

Figure 3-2 shows normal ATVALID and ATREADY flow control.




Figure 3-2 Normal ATVALID and ATREADY flow control

Table 3-1 shows the states of the ATB relationship to Figure 3-2.

Table 3-1 ATB states

Clock cycle	State
T1	Stalled, ATREADY
T2	A accepted
Т3	B accepted
T4	Ignored, not valid

Table 3-2 Width relationship of ATDATA and ATBYTES

ATDATA[n:0]	ATBYTES[m:0]
n = 7	ATBYTES not required
n = 15	m = 0
n = 31	m = 1
n = 63	m = 2
n = 127	m = 3




Figure 4-1 Trace generation and output

```
#ifndef MASTER ATB
#define MASTER ATB
#include "atb.h"
using namespace std;
   void AddSlave(Slave *toAdd);
   void AddSlave(bitset<7> toAdd);
   void AddData(list<bitset<32>> DataAdd, bitset<7> ID);
   void AddData(bitset<32> DataAdd, bitset<7> ID);
   list<Slave> getListOfSlaves();
   void transferData();
   void flushData(bitset<7> ID);
   void reset()
   map<bitset<7>, Slave *> listSlaves;
   list<pair<bitset<7>, bitset<32>>> Data;
                               #ifndef CORTEXA9 ATB
                               #define CORTEXA9 ATB
                              #include <bitset>
                              #include <queue>
                              #include <list>
                              #include <map>
                              using namespace std;
```

#endif

class Master

public:

private:

#endif

### Files.h

```
#11ndef SLAVE ATB
#define SLAVE ATB
#include "atb.h"
using namespace std;
class Master;
class Slave
                            // Address of the Master
    Master *master;
    bitset<7> ATID;
    queue<br/>bitset<32>> Data; // Buffer using FIFO for data alignment
public:
    Slave(bitset<7> ID, Master *m);
    bitset<7> getID();
    void receiveData(); // This function receives all the data on the bus and clears it
    void flushData(); // Ask for all the data to be sent
    queue<br/>etitset<32>> getData(bool clear); // Get the data on the buffer and clear if true
    void reset()
        int size = Data.size(), i;
       for (i = 0; i < size; i++)
           Data.pop();
```

```
static bitset<32> ATDATA; // Bus width of 32 bits as the Manual Recommends
static int8 t ATBYTES = 0; // How many bytes-1 of data are in the buffer
```

### Master.cpp

```
#include "master.h"
#include "slave.h"
using namespace std;
void Master::AddSlave(Slave *toAdd)
                                              // Add a slave to this master
   if (listSlaves[toAdd->getID()] == nullptr) // Check if the slave belongs to this master
       listSlaves[toAdd->getID()] = toAdd;
void Master::AddSlave(bitset<7> toAdd)
                                     // Create a new slave to this master
   if (listSlaves[toAdd] == nullptr) // Check if the slave belongs to this master
       listSlaves[toAdd] = new Slave(toAdd, this);
void Master::AddData(list<bitset<32>> DataAdd, bitset<7> ID)
// Add data to the buffer to be sent
   for (list<bitset<32>>::iterator it = DataAdd.begin(); it != DataAdd.end(); ++it)
       Data.push_back(pair(ID, *it));
void Master::AddData(bitset<32> DataAdd. bitset<7> ID)
{ // Add data to the buffer to be sent
   Data.push back(pair(ID, DataAdd));
list<Slave> Master::getListOfSlaves()
   list<Slave> ret;
   for (map<bitset<7>, Slave *>::iterator it = listSlaves.begin(); it != listSlaves.end(); ++it)
       ret.push back(*it->second);
   return ret;
```

# Slave.cpp

```
#include "slave.h"
#include "master.h"
using namespace std;
Slave::Slave(bitset<7> ID, Master *m)
    ATID = ID;
    this->master = m;
bitset<7> Slave::getID()
    return ATID;
void Slave::receiveData()
                      // This function receives all the data on the bus and clears it
    Data.push(ATDATA); // Add data to the Buffer
    ATDATA.reset(); // Clears the Bus
    ATBYTES = 0; // Clears the Bus
void Slave::flushData()
    master->flushData(ATID); // Ask for all the data to be sent
queue<bitset<32>> Slave::getData(bool clear)
{ // Get the data on the buffer and clear if true
    queue<bitset<32>> ret = Data;
    if (clear)
        while (!Data.empty())
            Data.pop();
        return ret;
```

# AMBA AHB