

Final Exam Preparation

CS 3853 Computer Architecture, Spring 2020

Wei Wang

Computer Science
University of Texas at San Antonio

Goals and Topics

- ▶ The goal is to help you systematically review the basic knowledge in Computer Architecture.
 - Only basic knowledge is tested.
 - No trick questions.
- ▶ Topics for this exam:
 - Everything

Midterm + Cache

Materials to Review

- ▶ Slides, all questions are from slides
 - Make sure to always get the latest slides. I will update them to fix errors.
- ▶ Assignments
- ▶ Past exams.
- ▶ Example questions. → in this presentation
- ▶ You can check out the textbooks, but it is not required.
 - There are some differences in the details between my slides and the textbooks. Please follow my slides in those cases.

Introduction

- ▶ The three topics in Computer Architecture
 - ISA, micro-arch and system architecture.
- ▶ The definitions of Moore's Law and Dennard Scaling.
- ▶ The impact of the failure of Dennard Scaling.
- ▶ Design metrics for computer architectures:
 - Performance, cost, availability and power dissipation
- ▶ The definition of Von Neumann architecture and Harvard Architecture.

Instruction Set Architecture

- ▶ Be able to read basic instructions with source and destination operands.
 - Know the basic syntax.
- ▶ Four source devices for operands and their examples.
 - Stack, x86 FP instructions.
 - Accumulator, x86 multiplication/division instructions.
 - Register-Register, most RISC ISAs.
 - Register-Memory, most CISC ISAs.
- ▶ Know all addressing modes and their examples from the slides.
 - Be able to write and recognize an addressing mode.
 - Especially the example for addressing elements in two-dimensional arrays.
- ▶ Fixed-length and variable length ISAs.
 - Their definitions, advantages and disadvantages.

Instruction Set Architecture cont'd

► CISC and RISC

- The full names of CISC and RISC.
- Examples ISAs of CISC and RISC.
- The features of CISC and RISC (slide 50 from the ISA lecture)
- CISC vs. RISC
 - CISC has better programmability, smaller code sizes
 - RISC is very easy to implement, thus having fewer transistors and better energy efficiency.
- Modern processors mostly use RISC internally.

► Five stages of ISA implementations: IF, ID, EXE, MEM and WB

- And what does each stage do (slide 59 and 69 of the ISA lecture)

► SIMD instructions, definition and examples

- Examples: MMX, SSE, AVX, 3D!Now

Computer Arithmetic

- ▶ Remember the binary representations of numbers 0 to 15.
- ▶ Two's complement encoding.
 - Be able to write two's complement encoding given a decimal number.
 - Why two's complement?
 - The problem is similar to the one from Assignment 2.
- ▶ Floating point encoding.
 - Be able to write 32-bit encoding given a binary real number.
 - The problem is similar to the one from Assignment 2.
- ▶ Know the four logic gates, and know that logic gates are used to construct functional units.

Performance Metrics

- ▶ Why use benchmarks and simulators?
- ▶ Know the definition of MIPS, MFLOPS, CPI and IPC.
- ▶ Problems, very similar to those in Assignment 2.
 - Be able to compute average, weighted average, geometric and harmonic mean given some execution times.
 - Amdahl's Law
 - ▶ Review the equations and examples in the slides for Amdahl's Law.
 - ▶ You should be able to compute the overall speedup given a percentage of enhance-able part and a speedup.
- ▶ Know the relationship of instructions per program, cycles per instruction (CPI) and cycles per second (frequency).

Basic CPU Implementation

- ▶ Know the five stages of basic RISC and know what does each stage do.
 - IF, ID, EX, MEM and WB.
 - In particular, ID and MEM each has two operations.
- ▶ Understand the multiplexer.
 - A multiplexer is a device that selects one of several inputs.
 - A multiplexer is controlled by the control signal.
 - Know where the multiplexers are used in CPU, e.g., the selection of source operands for the ALU.
- ▶ Clock signals: edges, read and write at different edges.
- ▶ The data paths for three types of instructions: ALU, memory and branch instructions.

Basic CPU Implementation cont'd

- ▶ The CPU components/functional units used in each stage of execution.
 - There are questions about these components and their connections.
- ▶ Multi-cycle CPU design.
 - The benefits of multi-cycle CPU design.
- ▶ Exceptions
 - The definition of exceptions and interrupts.
 - The Control (unit) is responsible for handling exceptions.

Pipelining

- ▶ Know the solutions to all types of hazards
 - Slide 37 has a summary of these solutions.
 - You also need to know whether a solution can properly solve the hazards or not. In particular,
 - ▶ Why only branch prediction is the only practical solution to control hazard? Why other solutions do not work well?
 - ▶ Does data bypassing/forwarding eliminate stalls? And why?
 - In particular, pay attention to the reordering of instructions. Please see the example on Slide 21.
- ▶ The definition superscalar CPUs.
- ▶ At least one problem about pipelining. The problem is similar to those in assignment 3 and midterm2
 - In particular, you need to know how the pipeline works when stalling is the only solution to the hazards.

Branch Prediction

- ▶ The basic two-bit saturate counter for branch prediction.
 - You need to memorize the state machine.
- ▶ Know the implementation of Branch Prediction Buffer and Branch Target Buffer.
 - What components do these two buffers have?
 - How does a branch locate its entries in these two buffers?
- ▶ Correlating branch prediction
 - Why does correcting branch prediction work for some branches?
 - Why does correlating branch prediction not work for some branches?
 - The implementation of correlating branch prediction with Global Branch History Register (GBHR) and two-bit saturate counters.
- ▶ There will be one problem about branch prediction, similar to the last question of Assignment 3 and the one in midterm 2.

Introduction to Cache

- ▶ Know the basic types of memory devices: registers, L1 cache, L2 cache, L3 cache, SSD and HDD.
 - In particular, their relative speeds and maximum size.
- ▶ Why do caches improve performance?
 - Temporal and spatial locality. → *reuse data* → *one data neighboring data*
- ▶ Basic terminologies: cache hit, cache miss, hit rate, miss rate and block/cache-lines.
- ▶ Miss penalty = access time + transfer time.
- ▶ Four policies about caches: cache line identification policy, cache line placement policy, cache line replacement policy and write strategy.
- ▶ A cache frame includes data, tag and state bits.

Cache Designs

Identification

► Cache Placement Policies

- Understand the designs of direct-mapped, fully-associative and set-associative caches

way? set?

- A direct-mapped cache is a set-associative cache with One Way.
- A fully-associative cache is a set-associative cache with One Set.

- Know the pros and cons of these three types of caches.

fully-ass

- Which one is the fastest/slowest? → fully-ass → d-m
- Which one has the lowest/highest cache miss rates? → d-m

- Given a cache configuration, you should be able to compute the numbers of ways and sets, and can determine the mapping of an memory address to a particular set.

- See the example problem at Slide 19.

Cache Designs cont'd

- ▶ For set-associative cache, how to determine the best number of ways?
 - Using benchmarks and simulators (you did this in the project).
 - Be able to compute the AMATs like those in the table of the slide 53 of the “Cache Designs” lecture.
 - ▶ Also see the example problem.
- ▶ Know the definition of 3 C's: Compulsory miss, Capacity miss and Conflict miss.
 - Compulsory misses are determined by program behaviors and are generally not affected by cache configurations.
 - Larger caches have fewer capacity misses.
 - More ways reduce conflict misses.

Cache Designs cont'd

► Cache Replacement Policy

- Know the LRU algorithm. Given a sequence of memory accesses and a cache, you should be able to compute the number of cache misses.
 - Check out the example in the lecture slides.
 - Also, check out the example problem at Slide 20.
- Know that LRU algorithms are implemented with approximations in the hardware.
 - No need to remember the clock algorithm.

NRU

Cache Designs cont'd

► Write Policy

- Handwritten notes:* if data in cache → W to #
if data not in # → W to mem?
if data not in # → Load data to #?
if data not in # → W & to mem?
- Write-back + write-allocate
 - Pros: fewer DRAM writes; faster writes; less usage of DRAM bandwidth and power;
 - Cons: cache and DRAM inconsistent; evictions may be longer; may increase cache miss rates (streaming writes pollute caches) → 210, stream writes
 - Write-through + no-write-allocate
 - Pros: cache and DRAM are consistent (good for I/O memory); easier to implementation; does not pollute cache.
 - Cons: Slow writes; need more DRAM bandwidth and power.
 - Write buffers are used to improve write speed and reduce DRAM bandwidth usage.
 - Write buffers can also serve read requests.
 - Write buffer sizes and flush rates must be properly determined.

Example Question: Cache Placement Policy

- ▶ Consider a 2MB 4-way cache with 32-Byte cache lines; assume memory addresses are 32 bits.

- ▶ How many sets are there? $\Rightarrow 16K \text{ sets}$

$$2MB = 4 \times \# \text{ of sets} \times 32B$$

- ▶ How many bits are needed for offset?

$$32B \Rightarrow 2^5B \Rightarrow 5 \text{ bits for offset}$$

- ▶ How many bits are needed for set index?

$$16K \text{ sets} \Rightarrow 2^{14} \text{ sets} \Rightarrow 14 \text{ bits for set index}$$

- ▶ How many bits are there for the tag?

$$32 \text{ bits} - 5 \text{ bits} - 14 \text{ bits} = 13 \text{ bits for tag}$$

- ▶ Given an memory address $0xBFF1F54D$, which set does it map to? What are its tag and offset?



$$\text{total cache size} = \text{ways} \times \# \text{ of sets} \times \text{cache line size}$$

Example Question: Cache Placement Policy

- ▶ Consider a 2MB 4-way cache with 32-Byte cache lines; assume memory addresses are 32 bits.
- ▶ How many sets are there?
 - $\frac{2MB}{(4ways/set) \times 32B} = 16384 \text{ sets}$
- ▶ How many bits are needed for offset?
 - $\log_2 32 = 5 \text{ bits}$
- ▶ How many bits are needed for set index?
 - $\log_2 16384 = 14 \text{ bits}$
- ▶ How many bits are there for the tag?
 - $32 \text{ bits} - 5 \text{ bits} - 14 \text{ bits} = 13 \text{ bits}$
- ▶ Given an memory address `0xBFF1F54D`, which set does it map to? What are its tag and offset?
 - Its set index is `0b00 1111 1010 1010` or `0x0FAA`.
 - Its offset is `0b0 1101` or `0x0D`.
 - Its tag is `0b1 0111 1111 1110` or `0x1FE`.

Example Ques: Cache Replacement Policy

- Consider the following set of an LRU cache,

most RU \nwarrow \nearrow least RU

LRU Q:

E	D	C	A
---	---	---	---

Access B, D, C, A
m, H, H, m

Way	Data
0	A
1	C
2	D
3	E

- If next request accessing data at address B, what do the set and the queue look like after this request?

A	C	D	B
---	---	---	---

way Data

0	B
1	C
2	D
3	A

Example Ques: Cache Replacement Policy

- Consider the following set of an LRU cache,

LRU Q:

<i>E</i>	<i>D</i>	<i>C</i>	<i>A</i>
----------	----------	----------	----------

Way	Data
0	<i>A</i>
1	<i>C</i>
2	<i>D</i>
3	<i>E</i>

- If next request accessing data at address *B*, what do the set and the queue look like after this request?

LRU Q:

<i>B</i>	<i>E</i>	<i>D</i>	<i>C</i>
----------	----------	----------	----------

Way	Data
0	<i>B</i>
1	<i>C</i>
2	<i>D</i>
3	<i>E</i>

Example Ques: Cache Replacement Policy

- Consider the following set of an LRU cache,

LRU Q:

<i>E</i>	<i>D</i>	<i>C</i>	<i>A</i>
----------	----------	----------	----------

Way	Data
0	<i>A</i>
1	<i>C</i>
2	<i>D</i>
3	<i>E</i>

- If the 2nd request accessing data at address *D*, what do the set and the queue look like after this request?

Example Ques: Cache Replacement Policy

- Consider the following set of an LRU cache,

LRU Q:

<i>E</i>	<i>D</i>	<i>C</i>	<i>A</i>
----------	----------	----------	----------

Way	Data
0	<i>A</i>
1	<i>C</i>
2	<i>D</i>
3	<i>E</i>

- If the 2nd request accessing data at address *D*, what do the set and the queue look like after this request?

LRU Q:

<i>D</i>	<i>B</i>	<i>E</i>	<i>C</i>
----------	----------	----------	----------

Way	Data
0	<i>B</i>
1	<i>C</i>
2	<i>D</i>
3	<i>E</i>

Example Ques: Cache Replacement Policy

- Consider the following set of an LRU cache,

LRU Q:

<i>E</i>	<i>D</i>	<i>C</i>	<i>A</i>
----------	----------	----------	----------

Way	Data
0	<i>A</i>
1	<i>C</i>
2	<i>D</i>
3	<i>E</i>

- If the 3rd and 4th requests accessing data at addresses *C* and *A*, what do the set and the queue look like after these two requests?

Example Ques: Cache Replacement Policy

- Consider the following set of an LRU cache,

LRU Q:

<i>E</i>	<i>D</i>	<i>C</i>	<i>A</i>
----------	----------	----------	----------

Way	Data
0	<i>A</i>
1	<i>C</i>
2	<i>D</i>
3	<i>E</i>

- If the 3rd and 4th requests accessing data at addresses *C* and *A*, what do the set and the queue look like after these two requests?

LRU Q:

<i>A</i>	<i>C</i>	<i>D</i>	<i>B</i>
----------	----------	----------	----------

Way	Data
0	<i>B</i>
1	<i>C</i>
2	<i>D</i>
3	<i>A</i>

Example Question: Instruction Scheduling

- Consider the following instructions:

RAW dep τ

```
mov R0, [100]
mov R1, [R0 + 20]
add R2, R0, R1
add R3, R4, R5
add R6, R7, R8
```

+ STALL

(1)

- How to reorder these instructions to avoid pipeline stalls?

assumes
bypassing

```
mov R0, [100]
mov R1, [R0 + 20]
add R3, R4, R5
add R2, R0, R1 → postpone 1 cycle
add R6, R7, R8
```

Example Question: Instruction Scheduling

- Consider the following instructions:

```
mov R0, [100]  
mov R1, [R0 + 20]  
add R2, R0, R1  
add R3, R4, R5  
add R6, R7, R8
```

(1)

- How to reorder these instructions to avoid pipeline stalls?

```
mov R0, [100]  
add R3, R4, R5  
mov R1, [R0 + 20]  
add R6, R7, R8  
add R2, R0, R1
```

(2)

Example Question: AMAT

- ▶ If a specific cache design has 2% miss rate for a set of benchmarks with a hit latency of 20 cycles and a miss penalty of 200 cycles. What is the AMAT for this cache?

$$AMAT = 20 + 200 \times 2\% = 24 \text{ cycles}$$

- ▶ If another cache design has 5% miss rate for the same set of benchmarks with a hit latency of 13 cycles and a miss penalty of 200 cycles. What is the AMAT for this cache?

$$AMAT = 13 + 200 \times 5\% = 23 \text{ cycles}$$

- ▶ Which cache design is better?

2nd one

Example Question: AMAT

- ▶ If a specific cache design has 2% miss rate for a set of benchmarks with a hit latency of 20 cycles and a miss penalty of 200 cycles. What is the AMAT for this cache?
 - The AMAT is $20 + 2\% \times 200 = 24$ cycles.
- ▶ If another cache design has 5% miss rate for the same set of benchmarks with a hit latency of 13 cycles and a miss penalty of 200 cycles. What is the AMAT for this cache?
 - The AMAT is $13 + 5\% \times 200 = 23$ cycles.
- ▶ Which cache design is better?
 - The second cache design is better as it has a smaller AMAT.