Vivado Project Options: Target Device : xc7vx485t-ffq1157 Speed Grade : -1 : verilog HDL Synthesis Tool : VIVADO If any of the above options are incorrect, please click MIG Output Options: Module Name : mig No of Controllers : 1 Selected Compatible Device(s) FPGA Options: System Clock Type : No Buffer Reference Clock Type : No Buffer Debug Port : OFF Internal Vref : disabled IO Power Reduction : ON XADC instantiation in MIG : Enabled Extended FPGA Options: DCI for DQ, DQS/DQS#, DM : enabled Internal Termination (HR Banks): 50 Ohms /*****************/ Controller 0 Controller Options : Memory : DDR3 SDRAM : AXI Interface Design Clock Frequency : 1250 ps (800.00 MHz)

: 4999 ps

8

Phy to Controller Clock Ratio: 4:1

Input Clock Period

CLKFBOUT MULT (PLL)

```
DIVCLK DIVIDE (PLL)
                                 : 1
   VCC AUX IO
                                 : 2.0V
   Memory Type
                                 : Components
   Memory Part
                                 : MT41J64M16XX-125G
   Equivalent Part(s)
   Data Width
                                 : 32
                                 : Disabled
   ECC
                                 : enabled
   Data Mask
   ORDERING
                                 : Normal
AXI Parameters :
   Data Width
                                 : 256
   Arbitration Scheme
                                : RD PRI REG
   Narrow Burst Support
                                 : 1
   ID Width
                                 : 4
Memory Options:
   Burst Length (MR0[1:0])
                          : 8 - Fixed
   Read Burst Type (MR0[3]) : Sequential
   CAS Latency (MR0[6:4])
                                    : 11
   Output Drive Strength (MR1[5,1]) : RZQ/7
                                 : Enable
   Controller CS option
   Rtt NOM - ODT (MR1[9,6,2]) : RZQ/4
   Rtt WR - Dynamic ODT (MR2[10:9]) : Dynamic ODT off
   Memory Address Mapping
                                   : BANK ROW COLUMN
Bank Selections:
        Bank: 38
               Byte Group T0: Address/Ctrl-0
                Byte Group T1: Address/Ctrl-1
                Byte Group T2: Address/Ctrl-2
        Bank: 39
                Byte Group T0: DQ[0-7]
                Byte Group T1: DQ[8-15]
                Byte Group T2: DQ[16-23]
                Byte Group T3: DQ[24-31]
System Control:
```

SignalName: sys rst

PadLocation: No connect Bank: Select Bank

SignalName: init_calib_complete

PadLocation: No connect Bank: Select Bank

SignalName: tg_compare_error

PadLocation: No connect Bank: Select Bank