


## Chapter II

---

### ***Devices in CMOS Technology***

- **MOS analytical models**
- Capacitors
- Bipolar PNP
- Resistors



# MOS model

**Triode:**

$$i_{DS} = \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot \left[ (v_{GS} - V_{TH}) \cdot v_{DS} - \frac{v_{DS}^2}{2} \right] \cdot (1 + \lambda \cdot v_{DS}) \quad \text{para} \quad 0 < v_{DS} < v_{GS} - V_{TH}$$



Voltage controlled resistor:  $r_{DS} = v_{DS} / i_{DS} = [2K(v_{GS} - V_{TH})]^{-1}$

**Saturation:**

$$i_{DS} = \frac{\mu \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (v_{GS} - V_{TH})^2 \cdot (1 + \lambda \cdot v_{DS}) \quad \text{para} \quad v_{DS} > v_{GS} - V_{TH}$$

Voltage controlled current source:

$\lambda$ - channel length modulation parameter  
 typical values NMOS:  $\lambda = 0,01 \text{ V}^{-1}$   
 PMOS:  $\lambda = 0,02 \text{ V}^{-1}$




# MOS model

**OFF vs Subthreshold (weak inversion):**  $v_{GS} < V_{TH}$

$$V_{DS} > 200\text{mV}$$

$$I_D = I_0 \exp \frac{V_{GS}}{\zeta V_T}$$

$$V_T = kT/q$$



# MOS model



## *Subthreshold (weak inversion):*

*Bad news:*

- leakage

*Good news:*


- ultra low power design
- high  $g_m$



# MOS model

## Body effect - $V_{TH}(V_{SB})$

$$V_{TH} = V_{T0} + \gamma \left[ \sqrt{\phi - V_{BS}} - \sqrt{\phi} \right]$$




$V_{T0}$  represents  $V_{TH}$  with  $V_{SB} = 0$

Technology parameters:

$\phi$  - strong inversion surface potential ( typical value:  $\phi = 0,6 \text{ V}$  )

$\gamma$  - bulk threshold parameter ( typical NMOS:  $\gamma = 0,8 \text{ V}^{1/2}$  , PMOS:  $\gamma = 0,4 \text{ V}^{1/2}$  )



# MOS model

## Temperature influence

Mobility:

$$K' = K' \times \left( \frac{T}{T_0} \right)^{-\frac{3}{2}}$$

For digital circuits the mobility reduction is dominant


$V_T$ :

$$V_T = V_{T0} - \alpha(T - T_0)$$

$$\alpha \approx 2,3 \text{ mV / } ^\circ \text{C}$$

With  $v_{GS}$  near  $V_T$ , the  $V_T$  change is dominant


$$i_{DS} = \frac{\mu \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (v_{GS} - V_{TH})^2$$



# MOS model




## Drain and source resistance

$$R_{S,D} = \frac{L_{s,d}}{W} \cdot R_{sq} + R_c$$



# MOS model

## High frequency model






# MOS model

## Sources of MOS parasitic capacitances:

- Lateral diffusion
- Channel charge
- PN junctions



# MOS model

## Contributions to GS, GD:

- Lateral diffusion :
- Channel charge :




- ~~off~~

- triode –  $C_{GD,S} = \frac{1}{2} C_{ox} \times W \times L$

- saturation –

$$C_{GS} = \frac{2}{3} C_{ox} \times W \times L$$


- ~~PN junctions~~



# MOS model

## Contributions to GB:

- Lateral ~~diffusion~~:
- Channel charge :
  - off -  $C_{GB} = C_{ox} \times W \times L_{eff}$
  - ~~triode~~
  - ~~saturation~~
- ~~PN junctions~~



# MOS model

## Contributions to SB, DB:

- Lateral ~~diffusion~~
- Channel charge ( $C_{BC}$ : subs. - canal):


- off
- triode -  $C_{SB} = \frac{C_{BC}}{2}$        $C_{DB} = \frac{C_{BC}}{2}$
- saturation -  $C_{SB} = \frac{2}{3}C_{BC}$        $C_{DB} = 0$

- PN junctions

$$C_{S,DB} = \frac{C_J A}{\left(1 - \frac{V_F}{\phi_B}\right)^{MJ}} + \frac{C_{JSW} P}{\left(1 - \frac{V_F}{\phi_B}\right)^{MJSW}}$$

$$C = \frac{C_{j0} A}{\left(1 - \frac{V_F}{\phi_B}\right)^n}$$

$\phi_B$  – barrier potential (0,7 V)  
 $V_F$  – forward bias voltage  
 $C_{j0}$  – capacitance density at 0 V  
 $A$  – Junction area





# MOS model

	corte	tríodo	saturação
$C_{GD}$	$C_{ox}WL_D$	$C_{ox}WL_D + \frac{1}{2} C_{ox}WL$	$C_{ox}WL_D$
$C_{GS}$	$C_{ox}WL_D$	$C_{ox}WL_D + \frac{1}{2} C_{ox}WL$	$C_{ox}WL_D + \frac{2}{3} C_{ox}WL$
$C_{BG}$	$C_{ox}WL$	0	0
$C_{BD}$	$C_{BD1}$	$C_{BD1} + \frac{1}{2} C_{BC1}$	$C_{BD1}$
$C_{BS}$	$C_{BS1}$	$C_{BS1} + \frac{1}{2} C_{BC1}$	$C_{BS1} + \frac{2}{3} C_{BC1}$



Cap. subs.- source

Cap. subs.- channel



# MOS model

Capacitance dependence on the MOS region




## Chapter II

---



# ***Devices in CMOS Technology***

- MOS analytical models
- **Capacitors**
- Bipolar PNP
- Resistors



# MOS transistor as capacitor

**Non-linear** but **very good density** – lower area required






# MOS transistor as capacitor

Example from a tech process parameters:


PASS/FAIL PARAMETERS					
Parameter	Symbol	Min	Typ	Max	Unit
POLY1 - DIFF (gate oxide)					
POLY1 - DIFF area	CGOX	4.26	4.54	4.86	fF/ $\mu\text{m}^2$



# MIM (Metal-Isolator-Metal) capacitors

**Linear** but **only available in some processes** – additional processing steps required

Normally used if process allows and if linearity is important (functionality does not allow capacitance to vary with voltage)



MIM capacitor

Parameter	Symbol	Min	Typ	Max	Unit
CMIM area capacitance	CMIM	1.00	1.25	1.50	fF/ $\mu\text{m}^2$


# MOM (Metal-Oxide-Metal) capacitors

**Linear** but **require higher area** – no additional processing steps required

Used if process does not allow MIM and if linearity is important

(functionality does not allow capacitance to vary with voltage)

- MOM capacitors as a stack of *fringe capacitors* (based on side capacitance)



MET2 - MET1

MET2 - MET1 area


CM2M

0.026

0.036

0.059

fF/ $\mu\text{m}^2$




## Chapter II


---

### ***Devices in CMOS Technology***


- MOS analytical models
- Capacitors
- **Bipolar PNP**
- Resistors




## Bipolar PNP - Vertical



# Bipolar PNP – Lateral



# Bipolar parasitics and latchup




## Chapter II

---

### ***Devices in CMOS Technology***


- MOS analytical models
- Capacitors
- Bipolar PNP
- **Resistors**





# Resistors

**Resistivity** - if a trace of metal or semiconductor with length  $L$ , cross-section with area  $A$ , and presents a resistance of value  $R$ , the corresponding material has a resistivity defined as:  $\rho = (A R) / L$



**Sheet resistance** – if the thickness of the conducting material is constant,  $Z = \text{cte}$ , a square ( $L = W$ ) has a resistance only dependent of  $Z$  and  $\rho$  :


$$R_{\square} = \rho L / A = \rho L / (W Z) = \rho / Z$$

Any rectangle has a resistance that can be estimated multiplying the sheet resistance by the number of squares ( $L/W$ ):  $R = \rho L / (W Z) = R_{\square} L / W$



Ex:

A	1				
	0,55	1	1	0,5	B

$$R_{AB} = ( 3 + 0,5 + 0,55 ) R_{\square}$$



# Resistors




# Resistors


*Small sheet resistance  
and very large variance*

MET1 sheet resistance	RMET		80	150	mΩ/□
POLY1 gate sheet resistance	RGATE		8		Ω/□
NDIFF sheet resistance	RDIFFN	55	70	85	Ω/□
PDIFF sheet resistance	RDIFFP	100	130	160	Ω/□

*CMOS processes are optimized by adding a metal layer (silicide) to reduce the sheet resistance of diffusions and poly*




# Resistors – silicide reduces resistance



(a) Basic MOSFET structure fabricated

*Silicide is used to reduce the poly and diffusion resistance*




(c) 1st annealing in  $N_2$  at 300–700°C  
( $Ni_2Si$ ,  $CoSi$ , C49  $TiSi_2$ )

(d) Selective etch and 2nd annealing at 450–900°C  
( $NiSi$ ,  $CoSi_2$ , C54  $TiSi_2$ )

# Resistors- silicide blocking to save area

## Polysilicon resistors

*Silicide blocked to allow increase sheet resistance*




# Resistors

*higher sheet resistance  
due to silicide blocking*

Parameter	Symbol	Min	Typ	Max	Unit
RPOLYH sheet resistance	RPOLYH	0.9	1.2	1.5	k $\Omega$ /□
RPOLYH effective width 0.8 $\mu$ m	WPOLYH	0.45	0.60	0.75	$\mu$ m
MET1-RPOLYH contact resistance 0.4x0.4 $\mu$ m <sup>2</sup>	RCNTMPH		70	150	$\Omega$ /cnt
RPOLYH temperature coefficient	TCPOLYH		-0.4		10 <sup>-3</sup> /K
RPOLYH voltage coefficient	VCRPOLYH		-0.8		10 <sup>-3</sup> /V


*all resistances have temperature dependence  
(+/-) and nonlinearity (dependence on voltage)*

# Resistors



*Silicide blocked to allow increase sheet resistance*

*Pin required to identify the node that is the substrate of the resistor, allowing to model the parasitic capacitance to that node*






# Resistors

- Limited max length  
and
- Matching

*force the division of one resistance in the sum of several units*

*compact representation*





# Resistors

