

Jorge Fernandes
Instituto Superior Técnico
Masters in Electrical and Computer Engineering
5th Year, 1st Quarter
2022-2023

General Course Information.

jrf@tecnico.ulisboa.pt | Ultra Low Power Circuits | 1

1

Ultra Low Power Circuits

1. ULP Circuits

- 0.1 ULP Course Structure
 - General Information
- 1.1. Minimizing Energy Consumption
 - Motivation and Framework:
 - Computing; IoT; Battery operated; Medical and others.
- 1.2.& 1.3 MOS Transistor Operation
 - Revisions:
 - Working principle
 - Level 1 MOS transistor model
- 1.4 Advanced MOS Transistor Model
 - Weak inversion region
 - EKV Model
- 1.5 Bulk and SOI technologies
 - Planar (Conventional)
 - FinFET
 - GAAFET and MBCFET

2

Common Ground Assessment

- Transistors:
 - MOS ?
 - Bipolar ?
- Circuits:
 - Analog (basic stages, amplifiers, etc)?
 - Digital (CMOS inverters, ...)?
- Software:
 - Spice or equivalent?
 - Cadence or equivalent?

Course Prerequisites

Should have had at IST (or equivalents):

Circuit Analysis; Electronic Circuits; Electronic Systems.

A plus: **Microelectronics and Analog and Mixed Integrated Circuits.**

Basic understanding of electronics:

- 1) Circuit analysis techniques.
- 2) Active and passive devices; large and small signal models.
- 3) Elementary amplifier stages and electronics building blocks.
- 4) Integrated circuit technology.

Course Objectives

At the end students are expected to be able to:

- 1) Understand the context of ULP circuits operation in battery powered devices, low-power low frequency applications, and low duty-cycle applications
- 2) Be able to design analog and digital circuits operating with extremely low currents and voltages, with transistors operating in sub-threshold region, which involves scaling voltages below the device thresholds.

Course Program

1. ULP Circuits

- 1.1. Minimizing Energy Consumption
- 1.2. Weak inversion region
- 1.3. EKV Model of the MOS transistor
- 1.4. Bulk and SOI technologies

2. ULP Analog Circuit Design

- 2.1. Current mirrors
- 2.2. Amplifiers
- 2.3. Voltage and Current references
- 2.4. Oscillators
- 2.5. Translinear circuits
- 2.6. Energy harvesting

3. ULP Digital Circuit Design

- 3.1. Power gating, isolation and level converters
- 3.2. Clock gating
- 3.3. Asynchronous circuits
- 3.4. Retention memory
- 3.5. Dynamic voltage and frequency scaling

4. ULP System Level Design

- 4.1. Architecture level decisions
- 4.2. Case Studies

Information

Prof. Jorge Fernandes
(INESC-ID)

tel.213100327 jrf@tecnico.ulisboa.pt

Note: Laboratory sessions are at the Microlab

	Seg 9/26	Ter 9/27	Qua 9/28	Qui 9/29	Sex 9/30
07:00					
08:00					
09:00		08:30 - 10:00 L SCDEEC 2			
10:00	09:30 - 11:30 TP E4	10:00 - 11:30 L SCDEEC 2	10:00 - 11:30 L SCDEEC 2	10:00 - 11:30 L SCDEEC 2	10:00 - 11:30 L SCDEEC 2
11:00					
12:00			11:30 - 13:30 TP E4	11:30 - 13:00 L SCDEEC 2	
13:00					
14:00					

(ALL STUDENTS SHOULD HAVE THE FENIX AFS SYSTEM ACTIVATED)

<https://ciist.ist.utl.pt/ciistadmin/user/>

Preliminary Schedule

- Course Assessment
 - 5 Weekly projects

Week	Theory	Lab	Milestones
1 19-Sep	1. ULP Circuits #3	Hands on tutorial: Cadence Design Environment	Common Ground
2 26-Sep			
3 3-Oct	2. ULP Analog Circuit Design #5 (Project: October 3rd; Holiday: October 5th)	Circuits	Circuits Report
4 10-Oct		Analog 1	Analog 1 Report
5 17-Oct		Analog 2	Analog 2 Report
6 24-Oct	3. ULP Digital Circuit Design #3	Analog/Digital	Analog/Digital Report
7 31-Oct	4. ULP System Level Design #1	Digital	Digital Report
8 7-Nov	Project Discussion		
9 14-Nov			

Bibliography

Principal Bibliography:

Sub-threshold Design for Ultra Low-Power Systems

Wang, Alice, Calhoun, Benton Highsmith, Chandrakasan, Anantha P.
Springer, ISBN: 978-0-387-33515-5
2006


Secondary Bibliography:

Ultra Low Power Circuits

1. ULP Circuits

- 0.1 ULP Course Structure
 - General Information
- 1.1. Minimizing Energy Consumption
 - Motivation and Framework:
 - Computing; IoT; Battery operated; Medical and others.
- 1.2.& 1.3 MOS Transistor Operation
 - Revisions:
 - Working principle
 - Level 1 MOS transistor model
- 1.4 Advanced MOS Transistor Model
 - Weak inversion region
 - EKV Model
- 1.5 Bulk and SOI technologies
 - Planar (Conventional)
 - FinFET
 - GAAFET and MBCFET

Digital Trend: CMOS Inverter Power Consumption




Static Power $\rightarrow P_D \approx 0$

Dynamic Power $\rightarrow P = f C_I V_{DD}^2$


Digital Trend: Processors

Moore's Law – The number of transistors on integrated circuit chips (1971-2018)
 Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count)
 The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.
 Licensed under CC-BY-SA by the author Max Roser.

Digital Trend: Power Issues




Application Trends: Data Centers




Application Trends: IoT

telecommunications boom (connecting people)




Application Trends: IoT

Connected devices (billions)




Application Trends: Portables

<https://www.altenergymag.com/article/2010/04/is-lithium-the-new-holy-grail-in-battery-development/662>






- Battery
or/
Power Harvesting



Application Fields: e.g. Medical

- Source: <https://www.medicaldevice-network.com/news/newsfujitsu-laboratories-and-imec-holst-centre-develop-ultra-low-power-wireless-transceivers-4177738/>

- Source: <http://position-2.eu/>




- Source: <https://medlineplus.gov/ency/article/007369.htm>


Applications

- Source: Ambient Intelligence Technology: An Overview" by F. Snijders

- All efficient applications are power concerned




Technology Evolution



Technology Evolution

- CMOS Static Power $\rightarrow P_D \approx 0$

Dynamic Power $\rightarrow P = f C_L V_{DD}^2$



$$i_D = \frac{1}{2} \mu_n \frac{\epsilon_{ox}}{t_{ox}} \frac{W}{L} (v_{GS} - V_t)^2$$

- $V_{DD} \searrow \searrow \searrow \searrow$
- $V_t \searrow \searrow$
- $t_{ox} \searrow \searrow \searrow \searrow$

Ultra Low Power Circuits

1. ULP Circuits

- 0.1 ULP Course Structure
 - General Information
- 1.1. Minimizing Energy Consumption
 - Motivation and Framework:
 - Computing; IoT; Battery operated; Medical and others.
- 1.2.& 1.3 MOS Transistor Operation
 - Revisions:
 - Working principle
 - Level 1 MOS transistor model
- 1.4 Advanced MOS Transistor Model
 - Weak inversion region
 - EKV Model
- 1.5 Bulk and SOI technologies
 - Planar (Conventional)
 - FinFET
 - GAAFET and MBCFET

Terms and conventions

Large Signals: non-linear → distortion

Small Signals: ~linear

$$\begin{aligned}i_D &= I_D + i_d \\v_{GS} &= V_{GS} + v_{gs} \\v_{DS} &= V_{DS} + v_{ds}\end{aligned}$$

total or Instantaneous → $i_D = I_D + i_d$

AC value or variable ↓ i_d

↑ **DC value or constant** I_D

Linear System

If $x_1(t) \rightarrow y_1(t), x_2(t) \rightarrow y_2(t)$
then $a x_1(t) + b x_2(t) \rightarrow a y_1(t) + b y_2(t)$

Time Invariant System


If $x(t) \rightarrow y(t)$
then $x(t-t_1) \rightarrow y(t-t_1)$

Memoryless System: if transient response does not depend on past values.


MOS Transistor

Structure:

- **D**-Drain
- **G**-Gate
- **S**-Source
- **B**-Substrate/Bulk/Body




NMOS




MOS Transistor DC Operation

- Accumulation



- Flat Band


(Qualitative $V_{GS} \nearrow \nearrow$ effect)



MOS Transistor DC Operation (V_{GS} effect)


- Depletion

(Qualitative $V_{GS} \nearrow \nearrow$ effect)



- Inversion


(Qualitative $V_{GS} \nearrow \nearrow$ effect)



MOS Transistor DC Operation

- Inversion

(Qualitative $V_{DS} \nearrow \nearrow$ effect)




- Qualitative $V_{DS} \nearrow \nearrow$ effect
 - Flat Band depletion: drain is more depleted
 - Weak** Inversion (diffuse from S to D)
 - Moderate** Inversion (more charge; diffusion+drift)
 - Strong** Inversion (more charge mostly drift; pinch off)
- Qualitative $V_{SB} \nearrow \nearrow$ effect
 - Depletion region larger
 - Higher V_t

(Level 1) MOS Transistor Model: Cut off region

- Enhancement mode NMOS:
- $V_{GS}=0 \Rightarrow I_D=I_S=0$ (two back-to-back pn junctions)
- $I_G=0$ isolated gate
- $I_B=0$ BD & BS
inverted biased


- $V_{GS} \leq V_t \Rightarrow I_D=I_S=0$




(Level 1) MOS Transistor Model: Triode and Saturation regions

- Positive Gate voltage: $V_G \nearrow$ depletion zone; $V_G \nearrow \nearrow$ induced channel
- $I_G=0$ isolated gate
- $I_B=0$ BD & BS
inverted biased
- $I_D=I_S$ (KCL)
with $V_{BS}=0$

$$V_{GS} > V_t \Rightarrow I_D = I_S$$




Source: Infineon



(Level 1) MOS Transistor Model: Triode and Saturation regions

- Positive Gate voltage: $V_G \nearrow$ depletion zone; $V_G \nearrow \nearrow$ induced channel
- $I_G=0$ isolated gate
- $I_B=0$ BD & BS
inverted biased
- $I_D=I_S$ (KCL)
with $V_{BS}=0$



$$V_{GS} > V_t \Rightarrow I_D = I_S$$

(Level 1) MOS Transistor Model: Triode and Saturation regions

- **Triode region:** $0 < v_{DS} < v_{GS} - V_t$
- $i_D = k[2(v_{GS} - V_t)v_{DS} - v_{DS}^2]$
- **Small** v_{DS}
 - $v_{DS} \ll v_{GS} - V_t \rightarrow$ **almost linear**
 - $i_{DS} \approx k[2(v_{GS} - V_t)v_{DS}]$

$$k = \frac{1}{2} \mu_n C_{ox} \frac{W}{L}$$

$$\rightarrow r_{ds} \approx \frac{1}{\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t)}$$

(Level 1) MOS Transistor Model: Triode and Saturation regions

$$k = \frac{1}{2} \mu_n C_{ox} \frac{W}{L}$$

$\mu_n \rightarrow$ carrier mobility

$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \rightarrow$ unit area capacitance


$\epsilon_{ox} = 3.97\epsilon_0 \rightarrow$ SiO₂ permittivity

$t_{ox} \rightarrow$ oxide thickness

$\epsilon_{Si} = 11.7\epsilon_0 \rightarrow$ Si permittivity

$\epsilon_0 = 8.854 \times 10^{-14} [\text{F/cm}] \rightarrow$ free space permittivity

$W \rightarrow$ channel width $L \rightarrow$ channel length $\frac{W}{L} \rightarrow$ aspect ratio




(Level 1) MOS Transistor Model: Triode and Saturation regions

- **Triode region:** $0 < v_{DS} < v_{GS} - V_t$
- $i_D = k[2(v_{GS} - V_t)v_{DS} - v_{DS}^2]$


- *Small $v_{DS} \rightarrow$ almost linear*

- **Saturation region:** $0 < v_{GS} - V_t < v_{DS}$
- $i_D = k(v_{GS} - V_t)^2$

- *Current only depends on v_{GS}*



(Level 1) MOS Transistor Model: Triode and Saturation regions



(Level 1) MOS Transistor Model: Body Effect

- V_t increase with V_{SB} (NMOS) \rightarrow degrades circuit performance
 - enlarges Depletion zone \rightarrow smaller channel $\rightarrow V_t$ increase
- If $V_{SB} = 0$ no body effect

$$V_t = V_{t0} + \gamma \left[\sqrt{2\phi_f + v_{SB}} - \sqrt{2\phi_f} \right]$$

Digital: reduce noise margins
Analog: source of distortion



In advanced applications:
used as 2nd gate for speed;
used as a mixer terminal.

- Typical: $2\phi_f = 0.6V$, $\gamma = 0.5V^{1/2}$

(Level 1) MOS Transistor Model NMOS Transistor equations

- **Cutoff region:** $v_{GS} < V_t$
- $i_{DS} = 0$
- **Triode region:** $0 < v_{DS} < v_{GS} - V_t$
- $i_{DS} = k[2(v_{GS} - V_t)v_{DS} - v_{DS}^2]$
- **Saturation region:** $0 < v_{GS} - V_t < v_{DS}$
- $i_{DS} = k(v_{GS} - V_t)^2(1 + \lambda v_{DS})$


$$k = \frac{1}{2} \mu_n C_{ox} \frac{W}{L}$$

$$V_t = V_{t0} + \gamma \left[\sqrt{2\phi_f + v_{SB}} - \sqrt{2\phi_f} \right]$$


PMOS Transistor

Structure:

- **D**-Drain
- **G**-Gate
- **S**-Source
- **B**-Substrate/Bulk/Body



PMOS



PMOS Transistor equations


- **Cutoff region:** $v_{SG} < V_t$
- $i_D = 0$
- **Triode region:** $0 < v_{SD} < v_{SG} - V_t$
- $i_D = k[2(v_{SG} - V_t)v_{SD} - v_{SD}^2]$
- **Saturation region:** $0 < v_{SG} - V_t < v_{SD}$
- $i_D = k(v_{SG} - V_t)^2(1 + \lambda v_{SD})$

Relative to NMOS:
electrons ↔ holes
n-well equivalent to substrate
change voltages and currents
 $V_{DD} \leftrightarrow \text{gnd}$


$$k = \frac{1}{2} \mu_p C_{ox} \frac{W}{L}$$

$$V_t = V_{t0} + \gamma \left[\sqrt{2\phi_f + v_{BS}} - \sqrt{2\phi_f} \right]$$

CMOS → NMOS+PMOS



CMOS Inverter




Ultra Low Power Circuits

1. ULP Circuits

- 0.1 ULP Course Structure
 - General Information
- 1.1. Minimizing Energy Consumption
 - Motivation and Framework:
 - Computing; IoT; Battery operated; Medical and others.
- 1.2.& 1.3 MOS Transistor Operation
 - Revisions:
 - Working principle
 - Level 1 MOS transistor model
- 1.4 Advanced MOS Transistor Model
 - Weak inversion region
 - EKV Model
- 1.5 Bulk and SOI technologies
 - Planar (Conventional)
 - FinFET
 - GAAFET and MBCFET

Advanced Models Single-Transistor MOS Gain



$$A_V = -g_m r_o = -\frac{2V_E L}{V_{GS} - V_t} = -\frac{2V_E L}{V_{OVD}}$$

Example:

$$V_E L \approx 10V$$

$$V_{OVD} \approx 200mV$$

$$\rightarrow |A_V| \approx 100$$

- High Gain: $V_{OVD} \downarrow$; $L \uparrow$
...but this leads to low speed!

Advanced Models Large Signals: Weak-Strong Inversion

Strong inversion

$$i_D = \frac{\mu_n C_{ox} W}{2n} (v_{GS} - V_t)^2 (1 + \lambda V_{DS}); \quad n = \frac{\gamma}{\sqrt{2\phi_f + V_{BS}}}; \quad \lambda \approx \frac{1}{V_E L}$$

$$g_m = \frac{2I_D}{V_{GS} - V_t}$$

Subthreshold or Weak inversion

$$i_D = I_o \exp\left(\frac{v_{GS} - V_t}{n \cdot V_T}\right); \quad n \approx 1.4 \sim 1.8$$

$$g_m = \frac{I_D}{n \cdot V_T}$$


$$V_t \rightarrow \text{Threshold Voltage}$$

$$V_T = \frac{kT}{q} \rightarrow \text{Thermal Voltage}$$

Boundary: $g_m = \frac{2I_D}{V_{GS} - V_t} = \frac{I_D}{n \cdot V_T} \Rightarrow V_{GS} - V_t = 2n \cdot V_T \Leftrightarrow V_{GS} \approx V_t + 70mV$

Advanced Models Large Signals: Weak-Strong Inversion

- Boundaries depend on models, technologies and authors:
- “Rules of thumb” for v_{GS} :




- Conventional designs: near weak inversion but not in weak inversion: $\rightarrow V_{OVD} \approx 150\text{mV} \sim 200\text{mV}$.

Advanced Models Large Signals: Weak-Moderate-Strong

$$i_D = I_{D0} e^{\frac{v_G}{n \cdot V_T}} \left(e^{\frac{-v_S}{V_T}} - e^{\frac{-v_D}{V_T}} \right)$$

$$I_{D0} = \mu C_{OX} (n - 1) V_T^2 \frac{W}{L} e^{\frac{v_t}{n \cdot V_T}}$$

- I_{D0} : “leakage” (residual drain) current in saturation for $V_G = V_S = 0$; increases exponentially when V_t is reduced.



Advanced Models Large Signals: Weak Inversion

$$V_{GS} < V_M \quad i_D = I_M e^{\frac{v_{GS}-V_M}{n \cdot V_T}} \left(1 - e^{\frac{-v_{DS}}{V_T}}\right)$$

$$g_m = \frac{I_D}{n \cdot V_T}$$

$$\left\{ \begin{array}{l} I_M = \mu C_{OX}(n-1)V_T^2 \frac{W}{L} \\ V_M = V_t - CnV_T \end{array} \right. \quad \left\{ \begin{array}{l} V_t = V_{t0} + \gamma \left[\sqrt{|2\phi_f + v_{SB}|} - \sqrt{|2\phi_f|} \right] \\ n = \frac{\gamma}{\sqrt{|2\phi_f + v_{SB}|}} \approx 1.4 \\ \gamma = \frac{\sqrt{2q\varepsilon_S N_B}}{C_{OX}} \approx \frac{2}{3} \approx 0.66 \\ C: 1 \rightarrow 3 \Rightarrow V_M = V_t - 30mV \rightarrow V_t - 100mV \end{array} \right.$$

$$i_D = I_{D0} e^{\frac{v_G}{n \cdot V_T}} \left(e^{\frac{-v_S}{V_T}} - e^{\frac{-v_D}{V_T}} \right) \\ I_{D0} = \mu C_{OX}(n-1)V_T^2 \frac{W}{L} e^{\frac{v_t}{n \cdot V_T}}$$

Advanced Models Large Signals: Strong Inversion

Strong inversion

$$i_D = \frac{\mu_n C_{ox}}{2n} \frac{W}{L} (v_{GS} - V_t)^2 (1 + \lambda V_{DS}); \quad n = \frac{\gamma}{\sqrt{2\phi_f + V_{BS}}}; \quad \lambda \approx \frac{1}{V_{EL}}$$

$$g_m = \frac{2I_D}{V_{GS} - V_t}$$

Subthreshold or Weak inversion

$$i_D = I_{D0} \exp\left(\frac{v_{GS} - V_t}{n \cdot V_T}\right); \quad n \approx 1.4 \sim 1.8 \quad g_m$$

$$= \frac{I_D}{n \cdot V_T}$$

$$\text{Boundary: } g_m = \frac{2I_D}{V_{GS} - V_t} = \frac{I_D}{n \cdot V_T} \Rightarrow V_{GS} - V_t = 2n \cdot V_T \Leftrightarrow V_{GS} \approx V_t + 70mV$$

Advanced Models Large Signals: Moderate Inversion

- “Rules of thumb” for v_{GS} :

Weak	Moderate	Strong
$V_M = V_t - cnV_T$ $c: 1 \rightarrow 3$ $\approx V_t - 30\text{mV}$ $\approx V_t - 100\text{mV}$	V_t	$V_H = V_t + 6nV_T$ $= V_t + 200\text{mV}$

- There are unified models.
Cost in complexity which translates in computation time.
- There are non-physical based models, fitting on experimental data as BSIM3

Advanced Models Large Signals: ...at the higher end

- At high v_{GS} current becomes more linear again;
 - Mainly due to velocity saturation
 - Increase in electric field does not cause electrons to travel through the channel faster due to collisions.

Velocity saturation

$$i_{DSVS} = WC_{ox} \underbrace{V_{SAT}}_{\approx 10^7 \text{cm/s}} (v_{GS} - V_t)$$

$$g_{m_SAT} = WC_{ox} \underbrace{V_{SAT}}_{\approx 10^7 \text{cm/s}} \text{ is absolute max}$$

does not depend on v_{GS} , is constant; not used for analog

$$g_m = \left. \frac{\partial i_D}{\partial v_{GS}} \right|_{v_{GS}=V_{GS}} \rightarrow$$


Strong Inversion: Saturation

$$g_m = \mu C_{OX} \frac{W}{L} \frac{1}{\alpha} (V_{GS} - V_t) = \frac{2I_D}{V_{GS} - V_t} = 2 \sqrt{\frac{1}{2} \mu C_{OX} \frac{W}{L} \frac{1}{\alpha} I_D}$$

Strong Inversion: Triode

$$g_m = \mu C_{OX} \frac{W}{L} V_{DS}$$

Weak Inversion: $g_m = \frac{I_D}{nV_T}$




Advanced models Small Signals: Bulk transconductance and D-S conductance


$$g_{mb} = \left. \frac{\partial i_D}{\partial v_{BS}} \right|_{V_{GS}, V_{DS}, V_{BS}} = \frac{\partial i_D}{\partial V_t} \cdot \frac{\partial V_t}{\partial v_{BS}} = g_m \cdot (n - 1)$$

$$[g_{mb} = 0.1 \text{ to } 0.3 g_m]$$

$$g_{ds} = \frac{\Delta i_D}{\Delta v_{DS}} \rightarrow \left. \frac{\partial i_D}{\partial v_{DS}} \right|_{v_{GS}=V_{GS}; v_{DS}=V_1}$$



Advanced models Capacitance



Advanced models Capacitance (intrinsic)

Weak Inversion

$$C_{gb_i} = \frac{n-1}{n} \cdot W \cdot L \cdot C_{OX}$$

Strong Inversion

triode ($V_{DS}=0$):

$$\left\{ \begin{array}{l} C_{gs_i} = C_{gd_i} = \frac{1}{2} \cdot W \cdot L \cdot C_{OX} \\ C_{gb_i} \approx 0 \\ C_{bs_i} = C_{bd_i} = \frac{\gamma}{2\sqrt{2\phi_f - V_{SB}}} \cdot \frac{W \cdot L \cdot C_{OX}}{2} \end{array} \right.$$

saturation:


$$\left\{ \begin{array}{l} C_{gs_i} = \frac{2}{3} \cdot W \cdot L \cdot C_{OX} \\ C_{gd_i} = 0 \\ C_{gb_i} = \frac{\gamma}{2\sqrt{2\phi_f - V_{SB} - V_{DS}}} \cdot \frac{W \cdot L \cdot C_{OX}}{3} \\ C_{bs_i} = \frac{\gamma}{2\sqrt{2\phi_f - V_{SB}}} \cdot \frac{W \cdot L \cdot C_{OX}}{2} \\ C_{bd_i} = 0 \end{array} \right.$$

Advanced models Capacitance (extrinsic)

- Better to design finger transistors instead of a “big” transistor. Reduces the area of drain and source by two.

$$\left\{ \begin{array}{l} C_{gs_e} = C_{gd_e} = W \cdot C_W \\ C_{gb_e} = L \cdot C_L \\ C_{bs_e} = C_{bd_e} = \alpha A_S + \alpha P_S \end{array} \right.$$

Advanced models Capacitance



Ultra Low Power Circuits

1. ULP Circuits

- 0.1 ULP Course Structure
 - General Information
- 1.1. Minimizing Energy Consumption
 - Motivation and Framework:
 - Computing; IoT; Battery operated; Medical and others.
- 1.2.& 1.3 MOS Transistor Operation
 - Revisions:
 - Working principle
 - Level 1 MOS transistor model
- 1.4 Advanced MOS Transistor Model
 - Weak inversion region
 - EKV Model
- 1.5 Bulk and SOI technologies
 - Planar (Conventional)
 - FinFET
 - GAAFET and MBCFET

Moore's Law

- 10 μm – 1971
- 6 μm – 1974
- 3 μm – 1977
- 1.5 μm – 1982
- 1 μm – 1985
- 800 nm – 1989
- 600 nm – 1994
- 350 nm – 1995
- 250 nm – 1997
- 180 nm – 1999

Increase process complexity
Increase leakage

- 130 nm – 2001
- 90 nm – 2004
- 65 nm – 2006
- 45 nm – 2008
- 32 nm – 2010
- 22 nm – 2012
- 14 nm – 2014
- 10 nm – 2016-2017
- 7 nm – 2017-2018
- 5 nm – 2020-2021

high-k/metal gate

SOI; FinFET

**2018: 14nm
i7, 8th generation**


Others...

Moore's Law

- **1965: Moore's Law [Intel]**


taken from <http://www.intel.com/content/dam/www/public/us/en/documents/pdf/foundry/mark-bohr-2014-idf-presentation.pdf>

How Small is 14 nm?




Very small

SOI: Silicon-on-Insulator



63

SOI: Silicon-on-Insulator




64

SOI: Silicon-on-Insulator

FD-SOI (Fully Depleted Silicon On Insulator)


- reduced geometries
- faster transistors
- lower power transistors
- maintains transistor geometry
- buried oxide layer
 - more gate control; better performance
 - two gate control “extreme” body biasing
 - no need for dopants: reduced mismatch
 - no leakage



SOI: Silicon-on-Insulator


FD-SOI (Fully Depleted Silicon On Insulator)

- simplified fabrication process
- Two gates: two different modes
 - gate V_{++} and backgate V_{+} → faster
 - gate V_{+} and backgate V_{++} → less power




ST Microelectronics: An introduction to FD-SOI - YouTube


FinFET



FinFET




FinFET





FinFET

- Tri-gate or double gate
- Fixed dimension steps
- One orientation
- 3D- complex parasitic capacitances
- down to 5nm (?)



Next....

- Samsung <https://youtu.be/3otqUu-7WUQ>



GAA(MBCFET™), the Innovation beyond FinFET

↓ Reduced Operating Voltage (0.75V->0.7V)

↓ 3nm GAA(3GAE) PDK Version 0.1 is ready

- Enables early design start for customers
- Samsung GAA (MBCFET™) uses Nanosheet device (vs. Nanowire)
- Performance 35% ↑, Power 50% ↓, Area 45% ↓ compared to 7nm

