



Digital Signal Processing Systems

Problems about Phase Locked Loops (PLLs)

I — Check only one answer. The penalty for a wrong answer is $\frac{1}{4}$ point. The minimum score in this group is zero.

1) An analog multiplier used as a phase detector:

- ☐ can have positive or negative gain.
- ☐ allows a phase excursion of 2π radians.
- ☐ only works with square wave signals.
- ☐ does not generate undesirable signal components at the output.

2) An analog phase locked loop (PLL) in which the loop filter has a pole at a finite frequency:

- ☐ responds with a nonzero but finite phase error to a phase step.
- ☐ responds with a finite nonzero phase error to a frequency step.
- ☐ responds with a finite nonzero phase error to a frequency ramp.
- ☐ responds with an infinite phase error to a phase ramp.

3) In an analog PLL in which the loop filter has a pole at the origin, the hold range:

- ☐ is always limited by the VCO.
- ☐ does not depend on the saturation limits of the VCO.
- ☐ is not limited by the phase detector.
- ☐ does not depend on the characteristics of the loop filter.


4) An analog PLL (with positive return gain):

- ☐ has a lock range which may be higher than the hold range.
- ☐ is always stable if its order is less or equal to 2.
- ☐ is always unstable if its order is greater or equal to 3.
- ☐ has a lock range which is always less than the hold range.

5) An analog PLL with return gain $\lambda > 0$:

- ☐ is stable only if it is of first order.
- ☐ is stable regardless of the order.
- ☐ if it is of third order it cannot be made stable.
- ☐ can be designed to be stable no matter the order.

II — Consider an analog PLL in which the phase detector characteristic is shown in the box at right. The loop has a lowpass filter with $-6V$ and $+8V$ saturation voltages, DC gain $F(0)$ and a pole at f_p . The voltage-controlled oscillator (VCO) generates a wave with the characteristics in the box at right.



$$\omega_o = \begin{cases} \omega_{o1} = 10\pi \times 10^6 \text{ rad/s}, & v_E \leq -8V \\ \omega_{ol} + k_o v_E & -8V \leq v_E \leq 8V \\ \omega_{o2} = 2\pi \times 10^6 \text{ rad/s}, & v_E \geq 8V \end{cases}$$

- Determine the maximum filter gain $F(0)$ such that 1) the loop is stable and 2) the hold range is as large as possible.
- Determine the static characteristics of all PLL components and sketch them interconnected. Determine k_o , ω_{ol} and the phase detector gain k_D . If you did not answer a) consider $F(0) = 2$ from now on.
- Determine the PLL hold range $\Delta\omega_L$ stating which components are responsible for its limitation. Determine the filter pole frequency f_p such that the lock range is approximately $\Delta\omega_C \approx 0.8\Delta\omega_L$. Justify.
- Determine the input frequency for which the phase shift between the input and VCO signals is $\Delta\phi = 3\pi/2$.
- Explain how the PLL should be modified such that the phase shift between the input and VCO signals is always $\Delta\phi = 3\pi/2$, independently of the input frequency. With this modification, would the hold range be different? If yes, recompute it.
- Determine the detection characteristic of a logic AND gate when operation is with rectangular waves both with duty-cycle $\delta = 0.25$ and amplitude levels 0V e 1V. Comment on its usefulness and shortcomings as a phase detector.
- Redesign the loop acting on K_0 to have a Butterworth frequency response characteristic ($Q_c = 1/\sqrt{2}$) at a lock frequency $f_i = 3 \text{ MHz}$ with pole frequency $f_c = 10 \text{ kHz}$. Recompute the hold and lock ranges assuming full signal excursions at the phase detector and filter.

$$\Delta\omega_C = \sqrt{2\omega_p^2 \left(\sqrt{1 + \left(\frac{\Delta\omega_L}{\omega_p} \right)^2} - 1 \right)} \quad \Delta\omega_L \gg \omega_p \quad \approx \quad \sqrt{2\omega_p \cdot \Delta\omega_L}$$

Solution:


$$\omega_p \approx \frac{\Delta\omega_C^2}{2\Delta\omega_L} \quad (\text{approximate}) \quad \therefore \quad \omega_p = \frac{\Delta\omega_C}{2} \frac{1}{\sqrt{\left(\frac{\Delta\omega_L}{\Delta\omega_C} \right)^2 - 1}} \quad (\text{exact})$$

Note: Ignore questions g') and f') in the resolution.

SEPS
SPDS
II



1/2/3/2/4/4/4 (SEPS)
1/3/2/1/2/4/1 (SPDS)

3.125




$$K_O = \frac{10\pi - 2\pi}{-8 - 8} = -\frac{\pi}{2} \text{ Mrad/s/V}$$

The hold range is modified because now V_E can extend from $-6V$ to $8V$. So W_L^+ is the same but W_L^- is now $2\pi M_{\text{red}}/s$, $\Delta W_L = 7\pi M_{\text{red}}/s$. The PD is no longer responsible for the (3.5MHz) ΔW_L limitation, the filter is for W_L^- and W_L^+ and the VCO also, for W_L^- .




So to have any $\lambda > 0$ $\frac{1+\alpha}{1+\beta}$ must be infinite, so $\beta = -1$ i.e., place a zero at $z = -1$. Works for any $0 < \alpha \leq 1$.

f) SPDS, AND $g \sim \pi$, $\sqrt{z} = 0.25$



poles never leave
the unit circle



$$g) f(s) = \frac{K_D F(0) \frac{1}{1+s/\omega_p} \frac{K_0}{s}}{1 + K_D F(0) \frac{1}{1+s/\omega_p} \frac{K_0}{s}} = \frac{K_D F(0) K_0 \omega_p}{s^2 + \underbrace{\omega_p}_{\frac{\omega_c}{Q_c}} s + \underbrace{K_D F(0) K_0 \omega_p}_{\omega_c^2}}$$

$$\omega_p = \frac{\omega_c}{Q_c} = \sqrt{2} \omega_c = 2\pi \times 14.14 \text{ rad/s}$$

$$K_0 = \frac{\omega_c^2}{K_D F(0) \omega_p} = \frac{\omega_c}{K_D F(0) \sqrt{2}} = 23263 \text{ rad/s/V}$$

Admitting the same signal excursions for $\Delta\phi$ and filter the hold range is now $\Delta\omega_c' = \Delta\omega_c \times \frac{23263}{|\frac{\pi}{2} \cdot 10^6|} = 2\pi \times 44.43 \text{ Krad/s}$
 (≈ 67 times lower)

$$\Delta\omega_c = \sqrt{2\omega_p^2 \sqrt{\left(\frac{\Delta\omega_c}{\omega_p}\right)^2 - 1} - 1} = 2\pi \times 34.51 \text{ Krad/s}$$