

# **Systems On-Chip**

# Lab 2 Verilog analog modelling

Bologna Master Degree in Electrical and Computer Engineering (MEEC)
Instituto Superior Técnico

1<sup>st</sup> semester, 2<sup>nd</sup> period

#### **Group 8**

David Benjamin Krause | 104898 Duarte Miguel de Aguiar Pinto e Morais Marques | 96523 Eduardo Daniel Roque Martins | 96923

## 1 Introduction [1, 2]

The **battery charger** described in the previous laboratory assignment will be further worked on for this report. In this case, the main objective is to develop a new **power block** design in Verilog and validate it using the Cadence SimVision tool, since the original power block was included in the encrypted file BATCHARGERpower\_64b.vp.


As mentioned in the previous report, the proposed battery charger topology includes four blocks: BATCHARGERbg, BATCHARGERsaradc, BATCHARGERctrl and BATCHARGERpower. The latter (for which the testbench BATCHARGERpower\_64b.vp is used) controls the charging current according to a digital control signal from the control block - tc=1 for the trickle current mode (current value configured by 8-bit word itc), cc=1 for the constant current mode (with the 8-bit word icc) and cv=1

Files	Source
BATCHARGER_64b.v	Available from Lab 1 and used in Lab 2
BATCHARGERbg_64b.v	
BATCHARGERpower_64b.vp	
BATCHARGERsaradc_64b.v	
BATCHARGERctr.v	
BATCHARGERlipo_64b.v	
sim_rtl_all	
BATCHARGER_64b_power_tb.v	New files created/altered for Lab 2
BATCHARGERpower_64b.v	
BATCHARGERpower_64b_tb.v	
sim_rtl_power	
sim_rtl_power_our	
sim_rtl_our_all_power	

**Table 1:** Files included in directory /DIGITAL/SIMULATION/BATTERYCHARGER and used in this laboratory assignment.

for the constant voltage mode (with the 8-bit word <code>icv</code>). In terms of the complete charger simulations, a charging profile as in Figure 1 should be obtained. In **constant current (CC)** mode, the battery is charged until the voltage reaches  $V_{\rm pre-set}$ , from which the voltage is kept constant and the current decreases exponentially in **constant voltage (CV)** mode. Additionally, **Trickle charge (TC)** mode is used to charge the battery (with a small current) in case the voltage is lower than  $V_{\rm cutoff}$ , until it increases above it.

In the previous laboratory assignment, the controller was designed based on the diagram shown in Figure 1, which has some modifications regarding the original configuration - in this case, there are no wait and end modes, the charging process can be reinitiated by returning to start and the temperature is continuously monitored.



**Figure 1:** On the left, charging profile of CC/CV (constant current-constant voltage). On the right, diagram used to implement the new controller design in Lab 1 (based on the flow chart shown in [2]).

As seen in Figure 2, the power block is placed between the supply voltage and the battery and controls the battery charging current according to one of the three operation modes mentioned previously. The pins ibias1u, en, dvdd, dgnd, avdd, agnd and pgnd are not going to be directly used while designing the new power block.

From the controller module, the values of the parameters tc, cc and cv indicate the current mode, thus the value of the current iforcedbat forced at the output, given by the equations shown below. In CV mode, it is also necessary to calculate the values  $Vtarget = 5 \cdot (0.502 \cdot vcv[7] + 0.251 \cdot itc[6] + 0.1255 \cdot vcv[5] + 0.0627 \cdot vcv[4] + 0.0314 \cdot vcv[3] + 0.0157 \cdot vcv[2] + 0.0078 \cdot vcv[1] + 0.0039 \cdot vcv[0])$  and  $R = 0.4/(0.5 \cdot C)$ . The value of C is defined by sel [3:0], in which the weights of the respective bits are given by 400mAh, 200mAh, 100mAh and 50mAh and an offset of 50mAh is included. Thus,

this value can range from 50mAh to 800mAh (in steps of 50mAh). On the other hand, the binary values itc[7:0] and icc[7:0] inputted into the power block (as shown in Figure 2) can be used to directly obtain the real values of iforcedbat (output current to battery) in the respective modes. The pin vsensbat, used for sensing the battery voltage, is used together with vcv (which defines the constant target voltage Vtarget) and the resistor value R to obtain the real value of iforcedbat in CV mode, which is usually used in the last part of the charging process. The input voltage vin corresponds to the power supply, which needs to be at least 200mV higher than vsensbat to allow iforcedbat>0.

```
\begin{cases} \text{C} \cdot (0.502 \cdot \text{itc}[7] + 0.251 \cdot \text{itc}[6] + 0.1255 \cdot \text{itc}[5] + 0.0627 \cdot \text{itc}[4] + 0.0314 \cdot \text{itc}[3] + 0.0157 \cdot \text{itc}[2] + 0.0078 \cdot \text{itc}[1] + 0.0039 \cdot \text{itc}[0]) \text{ (TC)} \\ \text{C} \cdot (0.502 \cdot \text{icc}[7] + 0.251 \cdot \text{icc}[6] + 0.1255 \cdot \text{icc}[5] + 0.0627 \cdot \text{icc}[4] + 0.0314 \cdot \text{icc}[3] + 0.0157 \cdot \text{icc}[2] + 0.0078 \cdot \text{icc}[1] + 0.0039 \cdot \text{icc}[0]) \text{ (CC)} \\ \text{(Vtarget-vsensbat)/R (CV)} \end{cases}
```

Finally, it is also necessary to obtain the value of vbatcurr, obtained from iforcedbat by a ratio of 1000:1 (to limit the power required by the sensing method) and subsequent multiplication by  $(1000 \cdot vref)/C$ , where vref is the input of reference voltage. Thus, the charging current is then converted into a voltage  $vbatcurr = (vref/C) \cdot iforcedbat$ , which can be externally converted by an ADC and provided to the controller block - which required a measure of the charging current - as a digital word.




Figure 2: Charger power block diagram included in the respective datasheet [1].

# 2 Designed power block

Using the same header as in the encrypted file BATCHARGERpower\_64.vp, the Verilog code with the new power block design was developed in BATCHARGERpower\_64.v, shown in Figure 3. In this code, according to convention, variables with real values are indicated by rl\_ preceding the name of the respective binary variable. The real value of the controlled forced current at the output (rl\_-iforcedbat) is defined in the first initial assign command; in case the enable is en=1, its value is given by the expressions shown in section 1 - for each mode (TC, CC and CV), different variables were created (rl\_iforcedbat\_tc, rl\_iforcedbat\_cc and rl\_iforcedbat\_cv, respectively). The current state is given by cv, cc and tc (from the controller block). In case en=0, the current value is set to zero. In these expressions, the real value of the capacitance is obtained by properly weighting each bit in sel[3:0] and summing the 50mAh offset, as mentioned in section 1. In case of CV mode, rl\_iforcedbat corresponds to charging with a constant voltage, taking into account the battery's ESR.

In order to "give" and "receive" values from the power block testbench, the proper **signal conversion** must be performed. In this case, the binary values of vref and vsensbat ("received" from the

testbench) are converted to bits, whereas the real variables rl\_vbatcurr and rl\_iforcedbat are converted to bits to be "sent" to the testbench during simulations. No action is performed with some of the variables in this header, such as avdd or dvdd - as mentioned in section 1 for the respective pins.

```
parameter IBIASMAX = 1.1e-6; parameter IBIASMAX = 0.9e-6; // current limits for ibiaslu acceptance parameter VIMMIN = 9.9e-6; // current limits for ibiaslu acceptance parameter DROPMIN = 0.2; // minimum vin parameter DROPMIN = 0.2; // minimum difference between vin and vsensbat parameter VREFMAX = 0.55; // voltage limits for vref acceptance
                       real rl_vref; // converted value of vref to real
real rl_mirr; // scaled mirrored current of iforcedbat (1000:1)
real rl_iforcedbat; // iforcedbat real value
real rl_vrensbat; // converted value of vensbat to real
real rl_vrensbat; // converted value of vin to real
real rl_vrensbat;
real rl_vbatcurr;
real rl_vbatcurr;
real rl_vbatcurr;
real rl_vfens( // [An] battery capacity
real rl_crens( // [An] batte
                       real rlicc;
real rlicc;
real rlitc;
real rlvc;
wire supply_ok;
wire vin_ok;
wire vin_ok;
wire vin_ok;
real rliforcedbat_cc;
real rliforcedbat_cc;
real rliforcedbat_tc;
real rlytoredet
                        // Forced output current depending on mode and enable
initial assign rl_iforcedbat = en ? (tc ? rl_iforcedbat_cc : (cc ? rl_iforcedbat_cc : (cv ? rl_iforcedbat_cv : 0.0))) : 0.0;
                        initial assign rl C = (sel[3]*400+sel[2]*200+sel[1]*100+sel[0]*50+50)*0.001; // calculate capacitance
                        initial assign rl_iforcedbat_tc=rl_(*(0.592*itc[7]+0.251*itc[6]+0.1255*itc[5]+0.0627*itc[4]+0.0314*itc[3]+0.0157*itc[2]+0.0078*itc[1]+0.0039*itc[0]); // if tc=1
                        initial assign rl_iforcedbat_cc=rl_C*(0.502*icc[7]+0.251*icc[6]+0.1255*icc[5]+0.0627*icc[4]+0.0314*icc[3]+0.0157*icc[2]+0.0070*icc[1]+0.0039*icc[0]); // if cc=l
                        initial assign rl_Vtarget= 5*(0.502*vcv[7]+0.251*vcv[6]+0.1255*vcv[5]+0.0627*vcv[4]+0.0314*vcv[3]+0.0157*vcv[2]+0.0078*vcv[1]+0.0039*vcv[0]); // calculate Vtarget
                        initial assign rl Rch=0.4/(0.5*rl C); // calculate resistor
                        initial assign rl_iforcedbat_cv=(rl_Vtarget-rl_vsensbat)/rl_Rch; // if cv=1
                        initial assign rl_vbatcurr=(rl_vref/rl_C)*rl_iforcedbat; // calculate rl_vbatcurr
                        // Signal Conversion
                         initial assign rl_vref = $bitstoreal(vref);
initial assign rl_vsensbat = $bitstoreal (vsensbat);
   endmodule
```

Figure 3: Verilog code of the new charger power block design, included in BATCHARGERpower\_64b.v.

In order to validate the power block design by simulation, the script shown in Figure 4 was created. For this purpose, a new testbench (BATCHARGERpower\_64b\_tb.v) was developed and is shown in Figure 6. The simulations ran with this script provided the results shown in Figures 5 (from the console) and 7 (in the waveform window).

```
rm -Rf ../worklib/* ../worklib/.*
##


xmvlog BATCHARGERpower_64b_tb.v BATCHARGERpower_64b.v
xmelab -access +rwc BATCHARGERpower_64b_tb
xmsim -gui BATCHARGERpower 64b tb &
```

**Figure 4:** Script created to separately simulate the new power block design with the new power block testbench, using ./sim\_rtl\_power\_our on the command line.

In the testbench, the system is initially set with  $\rm en=1$ , but with all parameters  $\rm tc$ ,  $\rm cc$  and  $\rm cv$  at zero, thus the output current should remain null, as described in the Verilog code of Figure 3. This is exactly what happens, as obtained from the console (Figure 5). After a short delay of 100ns, the power block is set to CC mode and the current is adequately set to the highest value amongst the three modes, as seen in the console - as described in the charging profile of Figure 1, CC mode leads to the highest (constant) current value, later decreased in CV mode. After another 100ns delay, TC mode is entered, thus the defined  $\rm itc$  leads to the lowest current value - as described in section 1, TC mode is used to charge the battery with a small current when  $\rm V < V_{cutoff}$ . Later, in CV mode, the current's value is a bit higher; in this mode, the value of  $\rm rl\_vsensbat$  was changed to 3.5V. It must be taken into account that, when simulating the complete battery charger,  $\rm vsensbat$  should be lower than  $\rm Vtarget$ , in order for  $\rm rl\_iforcedbat$  to not reach negative values (due to the equation that defines it in CV mode, as shown in section 1). Moreover, if  $\rm vsensbat$  is too high, the condition I  $\rm < 0.1C$  could be verified, thus CV mode is exited, as described in Figure 1.

After these tests, the enable variable is set to zero and it can be seen that the current's value changed to zero, as expected. After this, enable was set to 1 once again and the values of sel[3:0] (which defines the capacitance), icc[7:0], itc[7:0] and vcv[7:0] were altered. With these new values, similar tests were performed; when cc=tc=cv=0, the current is null; CC mode corresponds to the highest current value and TC mode to the lowest. In CV mode, rl\_vsenbat was changed to 4.1V, which is valid since vcv (which defines Vtarget) was also increased appropriately. After a final delay of 100ns, the simulation ends successfully. In this testbench, most variables included in BATCHARGERpower\_64b.v are also defined here. In the end of the Verilog code, the proper signal conversions are performed, in order to transfer the values among the scripts (testbench and the power block design). For instance, rl\_vref is here converted to its binary value of vref, in order to be converted in a real value in BATCHARGERpower\_64b.v to calculate rl\_vbatcurr. On the other hand, for instance, the binary value of iforcedbat (whose real value was calculated in BATCHARGERpower\_64b.v and then converted to bits) is converted here by \$bitstoreal in order to test the current value in different circumstances.

With the waveform window of Figure 7, the same expected results can be confirmed and the changes in the variables imposed in the testbench can be clearly noticed alongside the resulting changes in the real values of rl\_iforcedbat and rl\_vbatcurr. As expected from the respective equation included in section 1, the changes in the latter are analogous to the changes in the former (they are proportional for a given vref and C). Despite this, the increases in rl\_vbatcurr in CC and CV modes are not as significant after the increase in the capacitance value (around 430 000ps).



**Figure 5:** Picture of the messages in the SimVision console obtained by simulating the new power block design described in BATCHARGERpower\_64b.v with the new testbench BATCHARGERpower\_64b\_ourtb.v.

```
timescale lns / lns
   BATCHARGERpower_64b uut (
.iforcedbat(iforcedbat),
.iforcedbat(urr),
                                                                                           iforcedbat(iforcedb.
vbatcurr(vbatcurr),
vsensbat(vsensbat),
.vref(vref),
.vin(vin),
.ibiaslu(ibiaslu),
.icc(icc),
.itc(itc),
.vcv(vcv),
.cc(cc),
.tt(tt),
.cv(cv),
.cv(vv),
.cv(vv),
.cv(vv),
.cv(vv),
.cv(vv),
.cv(vv),
.cv(vv),
.cv(vv),
                                                                                              .cv(cv),
.en(en),
.sel(sel),
.avdd(avdd),
.dvdd(dvdd),
.dgnd(dgnd),
.agnd(agnd),
.pgnd(pgnd)
         nitial
begin
begin
rl.yensbat = 3.2;
rl.vref = 0.5;
rl.vin = 5.0;
rl.vin = 5.0;
rl.vin = 8.5;
rl.vin = 8.5;
rl.vin = 8.5;
rl.vin = 8.5;
rl.vin = 8.6;
r
                    cc = 1'b1; // enables constant current charging mode tc = 1'b0; // enables trickle current charging mode cv = 1'b0; // enables constant voltage charging mode cv = 1'b0; // enables constant voltage charging mode #100 $display("cc=%b, tc=%b, cv=%b, (cv_voltage=3,7V cc=0.2A tc=0,04A, C=400mAh) output current is: %f A*, cc, tc, cv, rl_iforcedbat);
                    rl_vsensbat = 3.5;
cc = 1'09: // enables constant current charging mode
tc = 1'09: // enables trickle current charging mode
cv = 1'01: // enables constant voltage charging mode
cv = 1'01: // enables constant voltage charging mode
#101 #3display("cc=\\\\0000b, t \cdot\\\0000b), t \cdot\\\0000b), (cv_\voltage=3,7V cc=0.2A tc=0.04A, C=400mAh) output current is: \(\overline{1}{3} A^*, cc, tc, cv, rl_iforcedbat);
#101 #3display("cc=\\\0000b), t \cdot\\0000b), t \cdot\\0000b), t \cdot\\0000b), (cv_\voltage=3,7V cc=0.2A tc=0.04A, C=400mAh) output current is: \(\overline{1}{3} A^*, cc, tc, cv, rl_iforcedbat);
#102 #3display("cc=\\0000b), t \cdot\\0000b), t \cdot\\0000b), t \cdot\\0000b)
                    en = 1'b0; // disables the module
#30 if(rl_iforcedbat!=0)begin
$display("The current should be 0 but is %f A",rl_iforcedbat);
$finish();
                     end
$display("en=0, the current is 0!");
                   Sel[3:0] = 4'b1110; // C750mAh
icc[7:0] = 8'b01001000;
itc[7:0] = 8'b01001001;
v(v[7:0] = 8'b01001001;
v(v[7:0] = 8'b01001001;
// s'b11011011 => 4.3V
cc = 1'b0; // enables constant current charging mode
tc = 1'b0; // enables trickle current charging mode
cv = 1'b0; // enables constant voltage charging mode
ev = 1'b1; // enables the module
#100 $display("cc=%b, tc=%b, cv=%b, (cv_voltage=4.3V cc=0.2A tc=0.05A, C=750mAh) output current is: %f A", cc, tc, cv, rl_iforcedbat);
                    cc = 1'b1; // enables constant current charging mode
tc = 1'b0; // enables trickle current charging mode
cv = 1'b0; // enables constant voltage charging mode
ef 1'b0 $display("cc=%b, tc=%b, cv=%b, (cv_voltage=4.3V cc=0.2A tc=0.05A, C=750mAh) output current is: %f A", cc, tc, cv, rl_iforcedbat);
                    cc = 1'b0; // enables constant current charging mode
tc = 1'b1; // enables trickle current charging mode
cv = 1'b0; // enables constant voltage charging mode
#100 $display("cc=%b, tc=%b, cv=%b, cv=%b, (cv_voltage=4.3V cc=0.2A tc=0.05A, C=750mAh) output current is: %f A", cc, tc, cv, rl_iforcedbat);
                    cc = 1'b0; // enables constant current charging mode tc = 1'b0; // enables trickle current charging mode cv = 1'b1; // enables constant voltage charging mode rl_vsensbat = 4.1; #109 dsignaly('cc=kb, tc=kb, tc=kb, cv=kb, (cv_voltage=4.3V cc=0.2A tc=0.05A, C=750mAh) output current is: %f A", cc, tc, cv, rl_iforcedbat);
            assign vref = $realtobits (rl_vref);
assign vsensbat = $realtobits (rl_vsensbat);
assign vin = $realtobits (rl_vin);
assign biaslu = $realtobits (rl_ibiaslu);
assign pand = $realtobits (rl_pgnd);
assign pand = $realtobits (rl_avdd);
assign avdd = $realtobits (rl_avdd);
assign avdd = $realtobits (rl_avdd);
assign and = $realtobits (rl_avdd);
assign dgnd = $realtobits (rl_avdd);
              initial assign rl_iforcedbat = $bitstoreal (iforcedbat);
initial assign rl_vbatcurr = $bitstoreal (vbatcurr);
    endmodule // BATCHARGERpower_64b_tb
```

Figure 6: Verilog code of the new power block testbench, included in BATCHARGERpower\_64b\_ourtb.v.



**Figure 7:** Waveform window obtained by simulating the new power block design described in BATCHARGERpower\_64b.v with the new testbench BATCHARGERpower\_64b\_ourtb.v, for a total simulation time of 830 000ps.

## 3 Complete charger with new power block design

To validate the **complete charger** with the new power block model, the testbench BATCHARGER\_-64b\_power\_tb.v (shown in Figure 11) was created. To verify that the charger operates properly and does not perform the charging process in case of a faulty condition, tests were added to the complete charger testbench initially provided in the subject's web page.

By using the script shown in Figure 8, the results shown in Figures 9 and 10 were obtained. These simulations are run using the new controller design created in Lab 1, having the design of the other blocks not been altered.


```
rm -Rf ../worklib/* ../worklib/.*
##
xmvlog BATCHARGER_64b_power_tb.v BATCHARGER_64b.v BATCHARGERbg_64b.v BATCHARGERctr.v BATCHARGERlipo_64b.v BATCHARGERpower_64b.v BATCHARGERsaradc_64b.v
xmelab -access +rwc BATCHARGER_64b_power_tb
xmsim -gui BATCHARGER_64b_power_tb &
```

**Figure 8:** Script created to simulate the complete charger with the new power block design, using ./sim\_-rtl\_our\_all\_power on the command line.

According to the code implemented in the controller block, the monitoring of the battery temperature is carried permanently during the charging process. In case the battery temperature does not sit inside its normal range, the system should remain in start (as shown in Figure 1), thus the charging process does not begin or is stopped. Therefore, in this testbench, after setting en=1 and defining the capacitance value (along with rl\_vin and rl\_pgnd), the initial values of the battery voltage and current are shown in the console. After this, the temperature is increased above the normal range, by defining vtbat\_tb to 0.4V - this voltage (which should vary between 0V and 0.5V) represents the battery temperature from -40°C and 125°C. For this purpose, it is important to notice the new variables vtbat\_tb and rl\_vtbat\_tb were defined. This was made in order to avoid temperature alterations performed in BATCHARGERlipo\_64b\_tb.v, which receives the value of the previously existing vtbat.

As shown in the console window, the battery voltage doesn't increase from its initial value after

0.01s and the current remains null. This means that the commands included in the controller block were successfully applied and the charging process did not occur. After resetting the temperature back to a value within its normal range (20°C), the charging process was initiated. After 0.01s, the battery voltage increased from  $\approx\!2.948V$  to  $\approx4.161V$ , while the battery current increased to  $\approx0.0195A$ .



**Figure 9:** Picture of the messages in the SimVision console obtained by simulating the complete charger with the new testbench BATCHARGER\_64b\_power\_tb.v.



**Figure 10:** Waveform windows obtained by simulating the complete charger with the new testbench BATCHARGER\_64b\_power\_tb.v, for a total simulation time of 30 000 100 000ps.

```
`timescale 1 ns/10 ps
 module BATCHARGER_64b_power_tb;
       wire [63:0] vin; // input voltage; must be at least 200mV higher than vsensbat to allow iforcedbat > 0
wire [63:0] vbat; // battery voltage (V)
wire [63:0] ibat; // battery current (A)
wire [63:0] vtbat; // Battery temperature
wire [63:0] dvdd; // digital supply
wire [63:0] dynd; // digital supply
wire [63:0] dynd; // digital supply
wire [63:0] pgnd; // power ground
wire [63:0] vtbat_tb; // avoid that vtbat gets controlled by lipo -> new variable for temperature
        reg en; // enables the module reg [3:0] en; // battery capacity selection bits: // b[3,2,1,0] weights are 400,200,100,50 mAh + offset of 50mAh covers the range from 50 up to 800 mAh
                                       rl_dvdd, rl_dgnd, rl_pgnd;
rl_ibat, rl_vbat, rl_vtbat;
rl_vin; // converted value of vin to real
         real
         real
                                       rl_vtbat_tb;
 BATCHARGER 64b uut(
                                                 (
.iforcedbat(ibat), // output current to battery
.vsensbat(vbat), // voltage sensed (obtained at the battery as "voltage from iforcedbat integration" + ESR * iforcedbat)
.vin(vin), // input voltage; must be at least 200mV higher than vsensbat to allow iforcedbat > 0
.vbattemp(vtbat_tb), // voltage that represents the battery temperature -40°C to 125°C -> 0 to 0.5V
.en(en), // block enable control
.sel(sel), // battery capacity selection bits:
// b[3,2,1,0] weights are 400,200,100,50 mAh + offset of 50mAh covers the range from 50 up to 800 mAh
.dvdd(dvdd), // digital supply
.dgnd(dgnd), // digital ground
.pgnd(pgnd) // power ground
 );
initial
      begin
             rl_vin = 4.5;
             rl pgnd = 0.0;
sel[3:0] = 4'b1000; // 450mAh selection
en = 1'b1;
             $display("ibat before changing temperature is %fA", rl_ibat);
$display("vbat before changing temperature is %fv", rl_vbat);
             rl_vtbat_tb = 0.4; // temperature above normal range
$display("temperature is set to %fV",rl_vtbat_tb);
             $display("waiting for 0.01s");
#10000000; // wait some time
             $display("temperature is %fV", rl_vtbat_tb);
$display("vbat after waiting is %fV", rl_vbat);
$display("ibat after waiting is %fA", rl_ibat);
             rl_vtbat_tb = 0.18; // now set to around 20°C
$display("temperature bat is %fV", rl_vtbat_tb);
             $display("waiting for 0.01s");
#10000000; // wait some time
             $display("vbat after waiting is %fV", rl_vbat);
$display("ibat after waiting is %fA", rl_ibat);
             #10000000 $finish:
//-- Signals conversion
    initial assign rl_vbat = $bitstoreal(vbat);
    initial assign rl_vtbat = $bitstoreal(vtbat);
    initial assign rl_ibat = $bitstoreal(ibat);
    initial assign rl_dvdd = $bitstoreal(dvdd);
    initial assign rl_dgnd = $bitstoreal(dgnd);
        assign vin = $realtobits(rl_vin);
assign pgnd = $realtobits(rl_pgnd);
assign vtbat_tb = $realtobits(rl_vtbat_tb);
 endmodule
```

Figure 11: Verilog code of the new complete charger testbench, included in BATCHARGER\_64b\_power\_tb.v.

By looking at the waveform window shown above (in which the parameters cc, cv and tc from the controller block were included), the effect of the initial change in temperature can be seen, as the battery current and voltage remain constant. Once rl\_vtbat\_tb changes around 10 000 000ns, the current rl\_ibat starts to increase, as well as the voltage rl\_vbat. In this initial phase, the charger is in TC mode, since tc=1. After about 200 000ns, the system changes to CC mode (due to high voltage, which surpasses  $V_{\rm cutoff}$ ), in which the current remains constant at 0.2241A and the voltage increases. Additionally, rl\_vtbat (temperature) also increases, due to self-heating in the charging process. Finally, once the voltage surpasses  $V_{\rm pre-set}$  (around 14 300 000ns), CV mode

is entered, rl\_ibat decreases and the change in rl\_vbat becomes less significant, as expected from the graph in Figure 1 - moreover, the battery temperature change also becomes (much) less significant. Starting at around 23 500 000ns, when the battery voltage stabilizes at around 4.2V and the current at 0A, the system is not in either mode and no charging is being performed, as intended. This happens after a short final and successive alternation between CV and CC modes, due to the loop implemented in the controller design (as explained in the previous report).

#### 4 Conclusion

In this laboratory assignment, all the proposed objectives have been achieved. Having properly analysed the functionality of the power block, as described in its datasheet, a new design was implemented and simulated using SimVision. By doing this, the respective Verilog code was validated using a new testbench, in which changes were forced on several parameters in the design. These changes led to the intended results in the simulation.

Finally, a new testbench was created to test the complete battery charger with this new power block design. Once again, this validated the desired functionality, having a temperature outside the normal range blocked the charging process to occur. When the temperature was re-established within its normal range, the desired charging profile was obtained.

#### References

- [1] Documents available in the subject's Fenix webpage.
- [2] Weixiang Shen, Thanh Tu Vo and Ajay Kapoor. "Charging algorithms of lithium-ion batteries: an overview". In: *IEEE Conference on Industrial Electronics and Applications (ICIEA)* (July 2012), pp. 1567–1572.