

Systems On-Chip

Lab 5 Backend

Bologna Master Degree in Electrical and Computer Engineering (MEEC)
Instituto Superior Técnico
1st semester, 2nd period

Group 8

David Benjamin Krause | 104898 Duarte Miguel de Aguiar Pinto e Morais Marques | 96523 Eduardo Daniel Roque Martins | 96923

1 Introduction

In this laboratory assignment, the tool innovus is used to perform place and route (P&R) of the battery charger controller which has been worked on in the previous reports. The place and route phase is one of the flow steps necessary to transform a digital circuit RTL description into a GDSII layout representation ready for fabrication submission, which can all be performed using the Cadence Innovus Implementation System. For this purpose, the tutorial "Introduction to innovus Place & Route" was initially repeated in order to implement the place and route typical flow in the COUNTER4BIT directory. After that, a similar procedure was applied for the charger controller block, whose LEF file (file.lef) had been obtained in the previous laboratory assignment, regarding the frontend deliverable. At the end of this report, an updated LEF file obtained with this new tool is presented.

Throughout this report, multiple files are included and properly commented on. However, due to their considerable quantity, they are also included in the zip file delivered in the submission for this laboratory assignment, for easier access. These files are the following:

- our_innovus in which the commands for the whole P&R process are implemented;
- ccopt_clock_tree_structure.txt and ccopt_clock_trees.txt to view the results after CTS (clock tree synthesis);
- BATCHARGERctr_prePlace.summary.gz, BATCHARGERctr_preCTS_setup.summary.gz and BAT-CHARGERctr_preCTS_hold.summary.gz, BATCHARGERctr_postCTS_setup.summary.gz and BAT-CHARGERctr_postCTS_hold.summary.gz, BATCHARGERctr_postRoute_setup.summary.gz and BATCHARGERctr_postRoute_hold.summary.gz, BATCHARGERctr_SignOff_setup.summary.gz and BATCHARGERctr_SignOff_hold.summary.gz all included in the timingReports sub-directory, relative to timing analysis performed in different steps of the P&R process;
- verify_drc.txt and verify_connectivity.txt obtained after the nano route implementation;
- verifyGeometry.txt obtained after the filler cells inclusion, to check for possible DRC errors;
- check_timing.txt obtained on sign-off to check if there are timing problems with the constraints and design;
- checkDesign.txt obtained on sign-off to check for any error in the design;
- BATCHARGERctr.lef the updated LEF file automatically generated once all the procedures have been performed.

Additionally, some other significant files obtained in the P&R process are also included in the zip file, but not in this report (for different reasons):

- BATCHARGERctr_synth.v and captable.cap provided beforehand;
- BATCHARGERctr.save.io file with the pins arrangement;
- BATCHARGERctr_PG_rings.fp in which the design floorplan (FP) was saved (not included in the report due to its considerable size);
- BATCHARGERctr_pr.v which includes the final gate netlist (also a considerably large file);
- checknetlist.rpt and checkPlacement.rpt additional files obtained from the checkDesign -all command;
- innovus.log the log file originated after running the script our_innovus.

2 Place and Route (P&R)

In the third laboratory assignment, scan was added to the charger controller and logic synthesis was performed, from which the gate level controller described in BATCHARGERctr_synth.v was obtained. However, while using this file, there were issues in innovus regarding the scan chains; because of this, another gate level controller was obtained with the command 'cp /afs/ist.utl.pt/use-rs/6/1/ist13261/public/BATCHARGERctr_synth.v .'. Additionally, the sub-directory lef_libs was included in the previously created P_and_R directory - this contains LEF files selected in the menu file/import design of innovus. Once inside the sub-directory BATCHARGER, a proper script is run with the command source /opt/ic_tools/init/init-innovus20-11-hf000, after which the tool is initiated with the command innovus. By replicating the procedure in the tutorial for the battery charger controller, the actions performed in the graphic interface and the commands given by the command line were copied from the successively generated log files innovus.cmd, innovus.cmd1, etc. By doing this, the necessary commands can be all executed at once with the developed TCL script our_innovus (in which the termination .tcl is not necessary), included in Figure 1. Using the command source our_innovus, all the results shown throughout this report were obtained. The information contained in this file will therefore be explained alongside the respective process steps.

The first process step is relative to the **floorplan (FP)**, in which Core to IO margins of $3.6\mu m$ (multiples of $0.4\mu m$) were selected. The core height (which should be a $3.2\mu m$ multiple) and the core width (a $0.4\mu m$ multiple) were defined according to the estimated area obtained in the synthesis of the third laboratory assignment - this will be specified further below, alongside the new LEF file. After this, **global net connections** were performed with dgnd and dvdd. These two nets had to be added in the newly acquired BATCHARGERctr_synth.v, as inout parameters, in order to obtain the respective pins in the layout. Having done this, **PG rings** were then added to the design, using metal1 (odd number metal) for the horizontal direction and metal2 (even number metal) for the vertical direction. Once **special route** had been performed, all of the pins defined in the gate level controller were properly placed in the layout, according to specific rules which will be discussed alongside the new LEF file (shown in Figure 14). The pins arrangement is saved in BATCHARGERctr.save.io (included in the zip file), using the command saveIoFile -locations BATCHARGERctr.save.io. In this file, it can be confirmed that all the pins were correctly placed in the design in the proper locations defined in the TCL script.

After this, vertical stripes connecting the PR rings to inner points of horizontal PG rows were added. For this purpose, the layer metal4 was used (even number due to the vertical direction). The proper MMMC configuration is performed using the initial commands in our_innovus, for which the BATCHARGERctr.view file is necessary. The design FP was saved in BATCHARGERctr_PG_rings.fp, a lengthy file (not included in the report) which describes aspects such as the placement of pins and global net connections. The following file presented in this report - included in Figure 2 - corresponds to timing analysis performed in the pre-Place design phase, in which the gatelist can be almost equal to the synthesis gatelist; therefore, usually there are no timing problems, except if they were inherited from synthesis. This file seems to indicate some violating paths, which cannot be corrected since the gate level controller used in this laboratory assignment was not the one obtained in Lab 3, as mentioned previously. This file also includes values for WNS (worst negative slack) - the difference between the clock period and the delay between a pair of registers; a positive worst case setup time slack means the constraint is met and a negative slack means that the longest path has a path delay longer than the clock period of the circuit. Moreover, values for TNS (total negative slack) - the sum of all negative slacks - are also given. It can be seen that undesired negative values for WNS and TNS - inherited from synthesis - are obtained.

After placing the **standard cell**, the pre-CTS stage was reached, thus a new **timing analysis** (with Setup and Hold) was performed, from which the files included in Figure 3 were obtained. As desired, the WNS values are all positive, design rules violations (DRV) are absent and TNS values are null. For this purpose, **optimization** was required - thus the command <code>optDesign -preCTS</code> (in <code>our_innovus</code>, shown in Figure 1) implemented before the respective timing analysis.

```
Innovus Command Logging File
Created on Wed Jan 4 11:13:26 2023
    #@(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.e16.x86_64)
#@(#)CDS: NanoRouse 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
#@(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.e16.x86_64)
#@(#)CDS: CTE 20.11-s059_1 () Aug 2 2020 05:46:30 ()
#@(#)CDS: CTE 20.11-s059_1 () Aug 2 2020 05:46:30 ()
#@(#)CDS: CTE 20.11-s059_1 () Aug 2 2020 05:46:30 ()
#@(#)CDS: CTE 20.11-s059_1 () Aug 2 2020 05:46:30 ()
#@(#)CDS: CTE 20.11-s059_1 () Aug 2 2020 05:46:30 ()
#@(#)CDS: CTE 20.11-s059_1 () Aug 2 2020 05:46:30 ()
      suppressMessage EMCEXT-2799

SCTE::mmmc_default_flow sct_global_enable_mmmc_by_default_flow sct_global_enable_mmmc_by_default_flow screen.
      ::TimeLib::tsgMarkCellLatchConstructFlag 1 conf_qxconf_file NULL conf_qxlib_file NULL defHierChar /
                     defHierChar /
delaycal_input_transition_delay 0.1ps
distributed_client_message_echo 1
fpIsMaxIoHeIght 0
sprCreateIeStripeMidth 10.0
sprCreateIeStripeThreshold
sprCreateIeRingOffset 1.0
sprCreateIeRingThreshold 1.1
sprCreateIeRingJogDistance
set spr(reateleRingDfresh 10 set spr(reateleRingDresh 10 l set spr
GermansignMode -pinceticinate -quiet settinassignMode -pi
    editPin -pinWidth 0.2 -pinDepth 0.52 -f. setPinAssignMode -pinEditInBatch false getPinAssignMode -pinEditInBatch -quiet setPinAssignMode -pinEditInBatch true
```

```
delification is added to 3. Indept to 1. Ind
```

Figure 1: TCL script our_innovus that automatically performs the executed P&R of the controller (with the command source our_innovus).



Figure 2: Pre-Place timing analysis file obtained in BATCHARGERctr_prePlace.summary.gz, included in the sub-directory timingReports.




Figure 3: Pre-CTS timing analysis files obtained in BATCHARGERctr_preCTS_setup.summary.gz and BATCHARGERctr_preCTS_hold.summary.gz (respectively), included in the sub-directory timingReports.

After the previous steps, the **clock tree synthesis (CTS)** phase was reached. To perform it, the command <code>ccopt_design</code> was included in <code>our_innovus</code> and the results were written in text files using the commands <code>report_ccopt_clock_trees</code> > <code>ccopt_clock_trees.txt</code> and <code>report_ccopt_clock_tree_structure</code> > <code>ccopt_clock_tree_structure.txt</code>. These files, included in Figures 4 and 5, make it clear that no violations were found and that the clock tree synthesis was correctly performed. In post-CTS, another **timing analysis** was performed, from which (among others) the files <code>BATCHARGERctr_postCTS_setup.summary</code> and <code>BATCHARGERctr_postCTS_hold.summary</code> (shown in Figure 6) were obtained. It can be seen that no negative setup or hold WNS values were obtained and no DRVs were found - thus, no optimization is needed.




Figure 4: CTS results obtained with the command report_ccopt_clock_trees.

```
Clock tree clk:
Total FF: 20
Max Level: 2
(L1) output port clk
\ ... (20 sinks omitted)
```

Figure 5: CTS results obtained with the command report_ccopt_clock_tree_structure.




Figure 6: Post-CTS timing analysis files obtained in BATCHARGERctr_postCTS_setup.summary.gz and BATCHARGERctr_postCTS_hold.summary.gz (respectively), included in the sub-directory timingReports.

Regarding **nano route**, the post-Route **timing analysis** files shown in Figure 7 once again indicate no negative WNS values and no DRVs, thus no optimization is required. Having added the filler cells (which will fill the core empty space and help biasing n-well and p-well on empty space), the **sign-off** stage - in which the design is almost ready for fabrication - was reached and a new timing analysis was performed. Once again, no negative WNS values and no DRVs were found. The final gate netlist was then obtained with <code>saveNetlist BATCHAGERctr_pr.v</code> - the resulting file is included in the submitted <code>zip</code>.

Having completed all P&R so far, several other analyses were performed. The commands verify_drc > verify_drc.txt, verify_connectivity > verify_connectivity.txt, verifyGeo-metry > verifyGeometry.txt, check_timing -verbose > check_timing.txt and checkDesign -all > checkDesign.txt led to the files shown in Figures 9 to 13, which indicate that the place and route of the charger controller was successfully executed.




Figure 7: Post-route timing analysis files obtained in BATCHARGERctr_postroute_setup.summary.gz and BATCHARGERctr_postroute_hold.summary.gz (respectively), included in the sub-directory timingReports.




Figure 8: Sign-off timing analysis files obtained in BATCHARGERctr_SignOff_setup.summary.gz and BATCHARGERctr_SignOff_hold.summary.gz (respectively), included in the sub-directory timingReports.

```
*** Starting Verify DRC (MEM: 2037.6) ***
VERIFY DRC ..... Starting Verification
VERIFY DRC ..... Initializing
VERIFY DRC ..... Deleting Existing Violations
VERIFY DRC ..... Creating Sub-Areas
VERIFY DRC ..... Using new threading
VERIFY DRC ...... Sub-Area: {0.000 0.000 47.200 68.000} 1 of 1
VERIFY DRC ..... Sub-Area : 1 complete 0 Viols.
Verification Complete: 0 Viols.
*** End Verify DRC (CPU: 0:00:00.1 ELAPSED TIME: 0.00 MEM: 0.0M) ***
         Figure 9: Analysis results obtained with the command verify_drc.
        VERIFY_CONNECTIVITY use new engine.
        ****** Start: VERIFY CONNECTIVITY ******
        Start Time: Sun Jan 8 15:21:40 2023
        Design Name: BATCHARGERctr
        Database Units: 1000
        Design Boundary: (0.0000, 0.0000) (47.2000, 68.0000)
        Error Limit = 1000; Warning Limit = 50
        Check all nets
        Begin Summary
          Found no problems or warnings.
        End Summary
        End Time: Sun Jan 8 15:21:40 2023
        Time Elapsed: 0:00:00.0
        ****** End: VERIFY CONNECTIVITY ******
```

Figure 10: Analysis results obtained with the command verify_connectivity.

Verification Complete: 0 Viols. (CPU Time: 0:00:00.0 MEM: 0.000M)

```
*** Starting Verify Geometry (MEM: 2049.0) ***

**MARAN: (IMPUFG-257): setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set verify for mode/verify_drc which is the replacement tool for verifyGeometry.

VERIFY GEOMETRY ... Starting Verification

VERIFY GEOMETRY ... Deleting Existing Violations

VERIFY GEOMETRY ... Creating Sub-Areas

... bin size: 3600

VERIFY GEOMETRY ... SubArea: 1 of 1

VERIFY GEOMETRY ... SubArea: 0 viols.

VERIFY GEOMETRY ... SameNet ... 0 viols.

VERIFY GEOMETRY ... Wiring : 0 viols.

VERIFY GEOMETRY ... When ... Antenna : 0 viols.

VERIFY GEOMETRY ... Antenna : 0 viols.

VERIFY GEOMETRY ... One command ... Antenna ... 0 viols.

VERIFY GEOMETRY ... One command ... 0 viols.

VERIFY GEOMETRY ... 0 viols. 0 viols.

VERIFY GEOMETRY ... 0 viols. 0 viols.

VERIFY GEOMETRY ... 0 viols. 0 viols. 0 viols.

VERIFY GEOMETRY ... 0 viols. 0 viols. 0 viols. 0 viols.

VERIFY GEOMETRY ... 0 viols. 0 viols.
```

Figure 11: Analysis results obtained with the command verifyGeometry.




Figure 12: Analysis results obtained with the command check_timing -verbose.

```
Begin checking placement ... (start mem=2005.6M, init mem=2037.6M)
*info: Recommended don't use cell = 0
*info: Placed = 369
*info: Unplaced = 0
# Innovus Netlist Design Rule Check
# Sun Jan 8 15:21:40 2023
Design: BATCHARGERctr
 ----- Design Summary:
Total Standard Cell Number
Total Block Cell Number
                                     (cells) : 369
(cells) : 0
Total I/O Pad Cell Number
                                     (cells) : 0
Total Standard Cell Area
Total Block Cell Area
                                     ( um^2) : 2432.00
( um^2) : 0.00
Total I/O Pad Cell Area
                                     ( um^2) : 0.00
----- Design Statistics:
Number of Instances
                                        : 369
Number of Non-uniquified Insts : 351
Number of Nets : 305
                                       : 305
Average number of Pins per Net : 2.77
Maximum number of Pins in Net : 21
----- I/O Port summary
Number of Primary I/O Ports
                                       : 84
: 76
Number of Input Ports
Number of Output Ports
Number of Bidirectional Ports
Number of Power/Ground Ports
                                        : 6
Number of Floating Ports
Number of Ports Connected to Multiple Pads
Number of Ports Connected to Core Instances
                                                           : 82
**WARN: (IMPREPO-200): There are 2 Floating Ports in the top design.
**WARN: (IMPREPO-202): There are 82 Ports connected to core instances.
----- Design Rule Checking:
Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 10
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins
Number of Output Floating Pins
Number of Output Term Marked TieHi/Lo
                                                           : 0
: 0
**WARN: (IMPREPO-216): There are 10 Instances with input pins tied together. Number of nets with tri-state drivers : 0
Number of nets with parallel drivers
Number of nets with multiple drivers
                                                            : 0
Number of nets with no driver (No FanIn)
Number of Output Floating nets (No FanOut)
Number of High Fanout nets (>50)
                                                            : 20
**WARN: (IMPREPO-212): There are 2 Floating I/O Pins.

**WARN: (IMPREPO-213): There are 82 I/O Pins connected to Non-IO Insts.

Checking for any assigns in the netlist...

No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule .....
Checking Row is on grid.....
Checking AreaIO row.
Checking routing blockage.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....
Checking Preroutes...
No. of regular pre-routes not on tracks : 0
Design check done.
Report saved in file checkDesign/BATCHARGERctr.main.htm.ascii
*** Summary of all messages that are not suppressed in this session:
Severity ID Count Summary
Severity
            IMPREPO-200
WARNING
WARNING
                                           There are %d Floating Ports in the top d...
                                           There are %d Ports connected to core ins...
             IMPREPO-202
             IMPREPO-212
                                           There are %d Floating I/O Pins.
WARNING
WARNING
             IMPREPO-213
                                           There are %d I/O Pins connected to Non-I...
            IMPREPO-216
WARNING
                                           There are %d Instances with input pins t...
 *** Message Summary: 5 warning(s), 0 error(s)
```

Figure 13: Analysis results obtained with the command checkDesign -all.

2.1 Updated LEF file and layout

In the script our_innovus, the final command line write_lef_abstract BATCHARGERctr.lef leads to the creation of the **LEF file** shown in Figure 14. By running this script, the **layout** shown in Figure 15 is obtained. Some relevant comments regarding these files - such as changes from the LEF file obtained in the previous laboratory assignment - are worth pointing out. Firstly, it is worth noting that the names designated for the metal layers changed from the previous laboratory assignment (i.e., ME1, ME2, etc.) - in which Cadence Virtuoso was used - to this one, in which Cadence Innovus is utilized - now, the respective layers are named metal1, metal2, etc. In practical applications in which working with the two softwares is necessary, these layer names could have to be changed when transposing from one tool to the other. Regarding the pins, most of them are digital, thus the lines USE SIGNAL included in the LEF file. The exceptions are dvdd (Power) and dgnd (Ground). They are also defined as inputs, outputs or input-outputs according to the information in BATCHARGERctr_synth.v - this is also clearly distinguishable in the layout. The pins si, se and so are not included now, since a new BATCHARGERctr_synth.v ille was used, as mentioned before. The relative position of the pins were also mostly changed from the previous LEF file - for example, most signals are now placed on the right side of the layout, for no reason in particular.

On the top of the layout, the pins dgnd and dvdd were included on tracks. Since pins must be spaced apart in multiples of $0.4\mu m$, they were placed in x-axis values of 20 and 24, respectively. Additionally, together with clk, which was put on the bottom of the layout, the layer metal4 was selected for these pins, since even metals must be used for vertical pins. Contrarily, metal3 was used for all other pins, which were placed on the left or right hand sides (horizontal pins). In particular, the pins of the left side (vtok, en, rstz, cc, tc, cv, imonen, vmonen and tmonen, from bottom to top) were placed $2\mu m$ from each other (since $2\mu m$ is a multiple of $0.4\mu m$). As for the other pins, the different bits for a specific parameter (i.e., vbat, ibat, tbat, vcutoff, vpreset, tempmin, tempmax, tmax and iend, from bottom to top) were distanced $0.8\mu m$ from each other; however, a spacing of $1.2\mu m$ was used for consecutive bits of different parameters (for instance, between vbat [7] and ibat [0]). The y-axis values of the coordinates were selected in our_innovus taking into account the pin widths of $0.2\mu m$ used in this layout.

Regarding the size of the cell, an estimated area of $2016\mu\mathrm{m}^2$ had been obtained in Lab 3 (although, for a different synthesized controller). A 20% increase in area was then considered in Lab 4, already taking the clock tree into account, thus a width of 28.5 and a height of 85.0 had been used. In this case, however, it is important to note that the core height should be a $3.2\mu\mathrm{m}$ multiple and the core width a $0.4\mu\mathrm{m}$ multiple. Thus, a width of 40 and a height of 60.8 were now used (leading to a similar area as before). Due to the core to IO margins of $3.6\mu\mathrm{m}$, the values of 47.2 and 68.0 are indicated in the updated LEF file.

As shown in Figure 15, it can also be seen that, in terms of the PG rings, metal1 (odd number metal layer) was used for the horizontal direction, whereas metal2 was used for the vertical direction. Additionally, the vertical stripes were defined in metal4. As seen on the top of the layout, the proper connections dvdd-VCC and dgnd-GND were implemented through vias.

3 Conclusion

In this laboratory assignment, the design flow of **backend** place and route (P&R) has been successfully performed for the battery charger controller and an updated LEF file was obtained with the innovus tool. For this purpose, a TCL script that automatically performs the executed P&R - import design, define floorplan, place pins, power planning and interconnections, place, clock tree synthesis (CTS), nano route and add filler cells - was used. In each stage pre-Place, pre-CTS, post-CTS, post-Route and sign-off of the design flow, timing analysis is performed, having optimization been required in pre-CTS. Additional reports were performed and indicated that no errors or violations were found.

```
LAYER metal3 ;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 BUSBITCHARS "[]";
DIVIDERCHAR "/";
USBITONE :
VIVIENCEMA TO SECURE THE SECURE S
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      LAYER metal3 ;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         END
END vcutoff[6]
PIN vcutoff[5]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 RECT 46.80000
END tmax[7]
PIN tmax[6]
DIRECTION INPUT;
USE SIGMAL;
PORT
LAYER metal3;
RECT 46.60000
                            RECT 0.000000 28
END tc
PIN tv
DIRECTION OUTPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 0.000000 36
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RECT 46.680000
END vcutoff[5]
PIN vcutoff[4]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 RECT 46.680600 END TANAS[6]
END
                            RECT 46.680000
END vcutoff[4]
PIN vcutoff[3]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RECT 46.630000
END vcutoff[3]
PIN vcutoff[2]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.630000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ENCT 46.68000
END tmax[4]
PIN tmax[3]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER motal3;
RECT 46.68000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      LATER MOTALS;

RECT 46.680000
END voutoff[2]
PIN voutoff[1]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
END voutoff[1]
PIN voutoff[0]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        RECT 46.680000
END tmax[3]
PIN tmax[2]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER motal3;
RECT 46.680000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RECT 46.680000
END tmax[2]
PIN tmax[1]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                            END vtok
PIN vbat[7]
DIMECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    NBC1 45.88988
END
END tmax[1]
PIN tmax[0]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 45.680808
END
                            END vbat[7]
PIN vbat[6]
DIRECTION IMPUT ;
USE SIGNAL ;
PORT
LAYER metal3 ;
RECT 46.680000 4.90
                            RECT 46.680000
END vbat[6]
PIN vbat[5]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                USE SIGNAL ;
PORT
LAYER metal3 ;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RECT 46.63000
END vpreset[6]
PIN vpreset[5]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.63000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               USE SIGNAL ;
PORT
LAYER metal3 ;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RECT 46.680000
END VPreset[5]
PIN Vpreset[4]
DIRECTION IMPUT ;
USE SIGNAL
LAYER metal3 ;
RECT 46.680000
END VACCO
                                                     JMI'
LAYER metal3 ;
RECT 46.600000
D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    END
END iend[6]
PIN iend[5]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 45.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 RECT 46.680000
END iend[5]
PIN iend[4]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         END
END vpreset[4]
PIN vpreset[3]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        RECT 46.680000
END iend[4]
PIN iend[3]
DIRECTION INPUT;
USE SIGMAL;
PORT
LAYER metal3;
RECT 46.680000
FND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RECT 46.680000
END vpreset[3]
PIN vpreset[2]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                         END
END vbat[2]
PIN vbat[1]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    RECT 46.690000
END iend[3]
PIN iend[2]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.690000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                END
END vpreset[2]
PIN vpreset[1]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.688000
END
                         END END vbat[1] PIN vbat[0] DIRECTION INPUT; USE SIGNAL; PORT LAYER metal3; RECT 46.600000 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    RECT 46.680000
END iend[2]
PIN iend[1]
DIRECTION INPUT;
USE SIGMAL;
PORT
LAYER metal3;
RECT 46.680000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         END
END vpreset[1]
PIN vpreset[0]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
END
                         END
END vbat[0]
PIN ibat[7]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000 12
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    END
END iend[1]
PIN iend[0]
DIRECTION INPUT;
USE SIGMAL;
PORT
LAYER metal3;
RECT 46.68000
                            END
END ibat[7]
PIN ibat[6]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        DIRECTION ...
USE CLOCK ;
PORT
LAYER metal4 ;
RECT 23.700000 0
                            END
END ibat[6]
PIN ibat[5]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    RECT 23.700000 (
END Clk
PIN en
OIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 0.000000 22
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         END tempmin[6]
PIN tempmin[5]
DIRECTION INPUT;
                         END
END ibat[5]
PIN ibat[4]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    NELT 0.000000 2.
END en
PIN rstz
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 0.000000 2.
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               END
MD rstz
'IN dvdd
DIRECTION INOUT;
USE POWER;
PORT
LAYER metal4;
RECT 24.10000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      LAYER metal3 ;
RECT 46.680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         END tempmin[3]
PIN tempmin[2]
DIRECTION INPUT;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    USE SIGNAL ;
PORT
LAYER metal3 ;
RECT 46,680000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RELI 46.58900
END
END tempmin[1]
PIN tempmin[1]
OIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.689000
END
                            RELI 46.650000 FND 1bat[1]
PIN ibat[0]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.650000 FND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             RECT 46.680000 34
END tempmin[1]
PIN tempmin[0]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000 34
END
                            END
END ibat[0]
PIM tbat[7]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    END

MD tempmin[0]

TN tempmax[7]

DIRECTION INPUT;

USE SIGNAL;

PORT

LAYER metal3;

RECT 46.680000

END
                            RECT 46.680000
END that[7]
PIN that[6]
DIRECTION IMPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         LAYER motals;
RECT 46.63000
END
END tempmax[7]
PIN tempmax[6]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.63000
END
END END
END END
END PIN tempmax[6]
                            RECT 46.680000
END that[6]
PIN that[5]
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER metal3;
RECT 46.680000
END
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      DRT
LAYER metal3 ;
RECT 46.630000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                USE SIGNAL ;
PORT
LAYER metal3 ;
RECT 46.6880000
                                                         RT
LAYER metal3 ;
RECT 46.688800
                            END
END that[2]
PIN that[1]
DIRECTION INPUT;
```

Figure 14: Updated LEF file BATCHARGERctr.lef obtained with innovus.




Figure 15: Screenshot of the charger controller layout implemented with innovus.