


Digital Signal Processing Systems Problems about Phase Locked Loops (PLLs)

I — Check only one answer. The penalty for a wrong answer is $\frac{1}{4}$ point. The minimum score in this group is zero.

1) An analog multiplier used as a phase detector:
\square can have positive or negative gain.
\square allows a phase excursion of 2π radians.
\square only works with square wave signals.
\square does not generate undesirable signal components at the output.
2) In an applica DII in which the least filter has a role at the origin the hold repose.
2) In an analog PLL in which the loop filter has a pole at the origin, the hold range:
□ is always limited by the VCO.
does not depend on the saturation limits of the VCO.
□ is not limited by the phase detector.
does not depend on the characteristics of the loop filter.
3) An analog PLL (with positive return gain):
\square has a lock range which may be higher than the hold range.
\square is always stable if its order is less or equal to 2.
\square is always unstable it its order is greater or equal to 3.
\Box has a lock range which is always less than the hold range.
1) A YOP phase detector
4) A XOR phase detector:
□ has a linear characteristic when operation is with sinewaves.
\Box allow operation with a $3\pi/2$ rad phase excursion.
an not operate with rectangular waves.
does not generate undesirable signal components at the output.
5) An analog phase locked loop (PLL) in which the loop filter has a pole at a finite frequency:
\square responds with a nonzero but finite phase error to a phase step.
\square responds with a finite nonzero phase error to a frequency step.
\square responds with a finite nonzero phase error to a frequency ramp.
\square responds with an infinite phase error to a phase ramp.
6) An analog PLL with return gain $\lambda > 0$:
\square is stable only if it is of first order.
\square is stable regardless of the order.
\Box if it is of third order it cannot be made stable.
\square can be designed to be stable no matter the order.
7) A type D flip-flop phase detector:
7) A type D flip-flop phase detector: ☐ has a linear, periodic, phase characteristic.
, , , , , , , , , , , , , , , , , , , ,
\square has a linear, periodic, phase characteristic.

II — Consider an analog PLL in which the phase detector characteristic is shown in the box at right. The loop has a lowpass filter with -6V and +8V saturation voltages, DC gain F(0) and a pole at f_p . The voltage-controlled oscillator (VCO) generates a wave with the characteristics in the box at right.



- a) Determine the maximum filter gain F(0) such that 1) the loop is stable and 2) the hold range is as large as possible.
- $\omega_o = \begin{cases} \omega_{o1} = 10\pi \times 10^6 \text{ rad/s}, & v_E \leq -8V \\ \omega_{ol} + k_o v_E & -8V \leq v_E \leq 8V \\ \omega_{o2} = 2\pi \times 10^6 \text{ rad/s}, & v_E \geq 8V \end{cases}$
- b) Determine the static characteristics of all PLL $\omega_{o2} = 2\pi \times 10^{\circ} \text{ rad/s}, \quad v_E \geq 80$ components and sketch them interconnected. Determine k_o , ω_{ol} and the phase detector gain k_D . If you did not answer a) consider F(0) = 2 from now on.
- c) Determine the PLL hold range $\Delta\omega_L$ stating which components are responsible for its limitation. Determine the filter pole frequency f_p such that the lock range is approximately $\Delta\omega_C\approx 0.8\Delta\omega_L$. Justify.
- d) Determine the input frequency for which the phase shift between the input and VCO signals is $\Delta \phi = 3\pi/2$.
- e) Explain how could the PLL be modified such that the phase shift between the input and VCO signals is always $\Delta \phi = 3\pi/2$, independently of the input frequency. With this modification would the hold range be different? If yes recompute it.
- f) Determine the detection characteristic of a logic AND gate when operation is with rectangular waves both with duty-cycle $\delta = 0.25$ and amplitude levels 0V e 1V. Comment on its usefulness and shortcomings as a phase detector.

$$\Delta\omega_{C} = \sqrt{2\omega_{p}^{\ 2} \left(\sqrt{1 + \left(\frac{\Delta\omega_{L}}{\omega_{p}}\right)^{2}} - 1\right)} \quad \overset{\Delta\omega_{L}\gg\omega_{p}}{\approx} \sqrt{2\omega_{p}\cdot\Delta\omega_{L}}$$

Grades: I - 7 II - a) 2 b) 3 c) 3 d) 1 e) 2 f) 2

5- Fourth set of publems, PLLS, solution I-1/2/3/2/4/4/4 (SEPS) a) To have an hold range as large as possible the maximum vollage excursion, at UE, should be achieved. Since Kolo and Kolo, F(0) must be positive. Because the fieter saturates at -6V, the Maximum value of F(0) is F(0)=3 Since Vomin = -2V. b) C) Duc = VZupowi -> wp = Duc2 = 0.82 Dwz = 0.32 Dwz = Dwz 10 12-7 A $\omega_{p} = \frac{\Delta u_{c}}{2} = \frac{1}{\left(\frac{\Delta w_{L}}{\Delta u_{c}}\right)^{2} - 1} = \frac{2}{10} = 0.80 \text{ ML}$ => aproximation ill not valid $K_0 = -\frac{2}{\pi} V/rad$ blance AN >WO is false $\frac{3\pi/2}{7}$ $\frac{7\pi}{-4V}$ $\frac{7\pi}{2\pi}$ $\frac{7\pi}{4V}$ $\frac{7\pi}{4V}$ Ko= 1017-211 = Wit= 9TT Mod/s (PD++ita) No (Mrad/s) WL+=9TT = - I Mrad/s/V WL-=3TM Mad/1 (PD) 10T (3 MHZ) components which limit AWL = 6TT Mrad/s NOL = 6TT e) To have a constant phase shift of between the input and the KCO a perfect integrator is required as loop filter so F(S) = K 1+5/WZ the glob at -WZ is needed for stability. In this case the Sloop operates with (VD)=0 So Dd=IT. To have Dd=511/2 it is necessary to add 1V before the filter so (VD) becomes -1V (the perfect integrator always operate with an input signal which, on average is zero. The hold range is modified because now UE can extend from -6V to 8V., So Wit is the same but Wi- is now 21TMred/s, DWL=7TMred/s
the PD is no longer reportable for the (3,5MHz)
AWL linitation, the filter is for we and Wit and the VCO also, for WL-. a) the loop is stable for 06) 62 1td (see slides) So to have any 2>0 Ital must be infinite, so B=-1 i.e., place a zero at Z=-1. Works for any Wol = STMcd/s = 3MHZ. SPOS (continuction) 01451. f) SPDS, AND gat, J=0.25 AND = $\frac{1}{4}(J-0)$, $\Delta < J$ (AND) = $\frac{1}{4}(J-0)$, $\Delta < J$ (AND) = $\frac{1}{4}(J-0)$, $\Delta < J$ 0 神 개学 21 protes never leave