

Digital Signal Processing Systems

Problems about Multirate Signal Processing

I — Check only one answer. The penalty for a wrong answer is $\frac{1}{4}$ point. The minimum score in this group is zero.

1) In a polyphase interpolation structure with a factor L which uses a FIR anti-aliasing filter with N
coefficients, with respect to direct form I:
the filter is processed at the lower, pre-interpolation rate.
\square the number of required multiplications lowers from N to L/N .
\Box the number of memory locations required is the same.
\square is only useful for high values of L .
2) In a decimator which uses a CIC anti-aliasing filter:
\Box the most efficient computation sequence is: integrator, ($\downarrow M$), $comb.$
\square the input signal does not have to be oversampled.
\square with two's complement arithmetic overflows never occur in the filter computation.
\square the filter's phase characteristic is not linear.
3) In a multirate signal processing system with rational factor L/M :
\square if $L>M$ there is never loss of information even if the interpolation is done after the decimation.
\square if the interpolation is done after the decimation loss of information may occur even if $L>M$.
\square if $L < M$ there is always loss of information.
\square if the decimation is done after the interpolation there is never loss of information even if $L < M$.
4) In a multirate signal processing system with rational factor L/M :
\square if $L>M$ there is never loss of information.
\square if $L < M$ the operation is an interpolation.
\square if $L>M$ and the interpolation is performed before the decimation, loss of information may occur.
\square if $L>M$ and the decimation is performed before the interpolation, loss of information may occur.
5) In a polyphase decimation structure with factor M which uses a FIR anti-aliasing filter with N
coefficients, with respect to the direct form I implementation:
\Box the filter is processed at the highest (pre-decimation) sampling frequency, $f_{\!s}.$
\square the number of required multiplications is reduced from N to N/M .
\Box the memory requirement is reduced from N to $N \big/ M$.
\square is advantageous only for small values of M .

- II A digital signal processing system operates with a sampling frequency of $f_s = 4 \text{ kHz}$.
- a) The sampling frequency is to be increased to 256 kHz using 3 identical interpolation stages. State what is the value of the maximum input signal bandwidth and if loss of information occurs in this operation. Sketch the interpolation stages block diagram stating the filter cutoff frequency and quality factor as well as the sampling frequency of each stage.
- b) Explain the differences of this multistage interpolator with respect to a one-stage interpolator.
- c) Sketch the structure of a polyphase decimator with M=4 in which the anti-aliasing filter is a FIR filter with N=12 coefficients. What is the computational and memory economy with respect to the direct I form implementation?
- d) Sketch the most efficient signal flow diagram of a one-stage CIC filter to be used as an antiimage filter in an interpolator with interpolation factor L. Justify your answer with detaill.

III — Consider a digital radio system in which it is necessary to decrease the sampling frequency from f_s to $\frac{f_s}{6}$ using a decimator with a CIC anti-aliasing filter. The input signal has unilateral bandwidth $B=\frac{f_s}{24}$.

- a) Sketch the most efficient signal flow diagram of the decimation CIC filter with two stages (N=2) stating the sampling frequencies along the diagram. Explain the advantages and disadvantages of this type of filter.
- b) Sketch the amplitude of the CIC filter frequency response for $0 \le f \le f_s$. Determine the number of CIC stages N that should be used to have at least 50 dB attenuation on the first aliasing band.

