5 MEMORY ARCHITECTURE AND RELATED ISSUES

Maurizio Branchetti, Giovanni Campardo, Stefano Commodaro,
Stefano Ghezzi, Andrea Ghilardelli, Carla Golla,
Ignazio Martines, Marco Maccarrone, Rino Micheloni,
Matteo Zammattio, Stefano Zanardi

STMicroelectronics
Via Olivetti 2, 20041 Agrate Brianza (Milano), Italy
carla.golla@st.com, stefano.commodaro@st.com

5.1 FLASH ARCHITECTURE: GENERAL OVERVIEW

In the Flash memory scenario, several different approaches can be found, each one with its characteristics that make each solution more suitable for a particular application. One method to classify these different approaches is to consider the "memory architecture", i.e. the way in which the array, and consequently the device, is organized.

The device architecture, therefore, is the result of the following:

■ cell architecture;

■ cell functionality, i.e. voltages to be applied in Read, Program and Erase operations;

■ array organization that derives from the cell functionality;

■ target device performance.