


Objectives

- > After completing this module, you will be able to:
 - >> Identify some of the features of the ARM Cortex™-A9 processor
 - >> Review embedded system fundamentals from a hardware point of view
 - >> Review embedded system fundamentals from a software point of view
 - >> List embedded processor components common to every processor design
 - >> Describe some of the features of an AXI port peripheral

Embedded System Design Review 11-2







Embedded System Design Architecture in Zynq

- > Embedded design in Zynq is based on:
 - >> Processor and peripherals
 - Dual ARM® Cortex™ -A9 processors of Zynq-7000 SoC
 - AXI interconnect
 - AXI component peripherals
 - Reset, clocking, debug ports
 - >> Software platform for processing system
 - Standalone or other (e.g. Linux) OS
 - C language support
 - Processor services
 - C drivers for hardware
 - >> User application
 - Interrupt service routines (optional)

Embedded System Design Review 11-4








Zynq Architecture Built-in Peripherals

- > Two USB 2.0 OTG/Device/Host
- > Two Tri- Mode GigE (10/100/1000)
- > Two SD/SDIO interfaces
 - >> Memory, I/O and combo cards
- > Two CAN 2.0Bs, SPIs , I2Cs, UARTs
- > Four GPIO 32bit Blocks
 - 54 available through MIO; other available through EMIO
- > Multiplexed Input/Output (MIO)
 - Multiplexed pinout of peripheral and static memories
- > Extended MIO
 - >> Maps PS peripheral ports to the PL

Embedded System Design Review 11-7







Embedded System Design Flow using Vivado and XSDK (1)

- > Create a new project, or open an existing project
- > Add/Create a new embedded source in Vivado
- Use IP integrator, Block automation, and connection automation features of Vivado IPI to construct(modify) the hardware portion of the embedded design
- > Create(Update) top level HDL model
- > Add additional logic at the top-level
- > Synthesize, implement, and generate the design in Vivado
- > Export the bitstream, processor hardware description, and launch XSDK

Embedded System Design Review 11-9

© Copyright 2018 Xilinx





Embedded System Design Flow using Vivado and XSDK (2)


- > Create a new software board support package and application projects in the XSDK
- > Compile the software with the GNU cross-compiler in XSDK
- > [optional] Download the programmable logic's completed bitstream using XSDK or through a hardware manager in Vivado
- > Use XSDK to download the program (the ELF file)


Embedded System Design Review 11-10

© Copyright 2018 Xilinx










Extending Hardware in Vivado

- > Create a top level HDL model
- > Optionally, add other hdl files to the design
- > Add user constraint files to connect PL pins
 - >> PS/MIO handled automatically
 - If you miss any pin constraints (IO standard must be explicitly specified), the tools will error out during the bit generation process
- > Generate bitstream for PL



Embedded System Design Review 11-15

© Copyright 2018 Xilinx



Export Hardware Design to XSDK

- Software development is performed with the Xilinx Software Development Kit tool (XSDK)
- > An Hardware Description file (.hdf) of the hardware is imported in the XSDK tool
 - >> The hardware platform is built on this description
- > XSDK will then associate user software projects to hardware



Embedded System Design Review 11-16



Embedded System Tools: Software

- > Eclipse IDE-based Software Development Kit (XSDK)
 - >> Board support package creation : hsi::generate_bsp
 - >> GNU software development tools
 - >> C/C++ compiler for the ARM Cortex-A9 processor (gcc)
 - >> Debugger for the ARM Cortex-A9 processor (gdb)
- > Board support packages (BSPs)
 - >> Stand-alone BSP
 - Free basic device drivers and utilities from Xilinx
 - NOT an RTOS
 - >> FreeRTOS


Embedded System Design Review 11-18


© Copyright 2018 Xilinx


XSDK Workbench Views C/C++ project outline displays the C/C++ - lab1/src/lab1.c - Xilinx SDK | Continued | Cont elements of a project with file decorators (icons) for easy identification C/C++ editor for integrated software creation Code outline displays elements of the software file under development with file decorators (icons) for easy identification while (1) Problems, Console, Properties views list sw_check = XGpio_DiscreteRead(&sw, 1); output information associated with the software development flow CDT Buist Console [ab1] Invokine; ABM Print Size are willing-eable; isze labl.elf | tee "labl.elf.size" 4 text data bss dec hx filename 3520 1208 2506 44788 aef4 labl.elf Finished building: labl.elf.size 08:52:58 Build Finished (took 630ms) , (<u>m</u>)

© Copyright 2018 Xilinx


Embedded System Design Review 11-19








GNU Tools: AS > Input: assembly language files <file>.s >> File extension: .s > Output: object code Assembly >> File extension: .o files > Contains >> Assembled piece of code >> Constant data Cross-Assembler >> External references >> Debugging information > Typically, the compiler automatically calls the assembler Object > Use the -Wa switch if the source files are files assembly only and use gcc <file>.o Embedded System Design Review 11-23 **E** XILINX. © Copyright 2018 Xilinx



Integrated Xilinx Tools

- > Xilinx additions to the Eclipse IDE
 - >> Software Repositories
 - » BSP Settings
 - >> Generate Linker Script
 - >> Program the programmable logic
 - Bitstream must be available
 - >> Program Flash Memory
 - >> Launch XMD Console
 - >> Launch Shell
 - >> Create Zynq Boot Image
 - >> SysGen Co-Debug Settings
 - >> Configure JTAG Settings



Embedded System Design Review 11-25

© Copyright 2018 Xilinx




Configuring FPGA and Downloading Application


- > Download the bitstream
 - >> Only required if PL is used
 - >> Input file <top_name>.bit
- > The Xilinx hardware session allows downloading the bitstream in to the target
- > The hardware session can be created from
 - >> XSDK
 - >> Vivado
- > Requires that the download cable is connected

Embedded System Design Review 11-26










AXI Interconnect

- > AXI is an interconnect system used to tie processors to peripherals
 - » AXI Full memory map: Full performance bursting interconnect
 - >> AXI Lite: Lower performance non bursting interconnect (saves programmable logic resources)
 - » AXI Streaming: Non-addressed packet based or raw interface

Embedded System Design Review 11-30

© Copyright 2018 Xilinx




All AXI Channels Use A Basic "VALID/READY" Handshake

- > SOURCE asserts and holds VALID when DATA is available
- > DESTINATION asserts READY if able to accept DATA
- > DATA transferred when VALID and READY = 1
- > SOURCE sends next DATA (if an actual data channel) or deasserts VALID
- > DESTINATION deasserts READY if no longer able to accept DATA

Embedded System Design Review 11-32

© Copyright 2018 Xilinx

The AXI Interface—AXI4Lite Read address channel Address and control > No burst Master **AXI4-Lite Read** Read data channel > Data width 32 or 64 only >> Xilinx IP only supports 32-bits > Very small footprint Master **AXI4-Lite Write** > Bridging to AXI4 handled automatically by AXI_Interconnect (if needed) Write Embedded System Design Review 11-33 **E** XILINX. © Copyright 2018 Xilinx



The AXI Interface—AXI4Stream No address channel, no read and write, always just master to slave Effectively an AXI4 "write data" channel Unlimited burst length AXI4-Stream Transfer AXI4-Stream Transfer Virtually same signaling as AXI Data Channels Protocol allows merging, packing, width conversion Supports sparse, continuous, aligned, unaligned streams

© Copyright 2018 Xilinx

Embedded System Design Review 11-35



Summary

- > Cortex-A9 processor is a hard processor that interfaces AXI Full
- > Hardware is developed graphically in Vivado using the IP Integrator
- > IP Integrator's block design, block automation, and connection automation features can be used for quickly building a hardware system
- > PS Configuration Wizard is used to configure the processor block
- > Software is developed in an XSDK workspace
- > AXI interface provides higher performance using point-to-point connection
- > AXI has separate, independent read and write interfaces implemented with channels
- > The AXI4 interface offers improvements over AXI3 and defines
 - >> Full AXI memory mapped
 - >> AXI Lite
 - >> AXI Stream

Embedded System Design Review 11-37



