


# **Objectives**

- > After completing this module, you will be able to:
  - >> Describe the interrupt structure of the Cortex-A9 processor
  - >> Write an interrupt handler for the targeted processor
  - >> Register the interrupt handler/interrupt service routine (ISR)
  - >> Use an interrupt controller to accommodate multiple interrupts
  - >> Apply proper programming techniques to reduce interrupt latency

© Copyright 2018 Xilinx

Interrupts 15-2

**E** XILINX.



# **Exceptions**

- > What are exceptions?
  - » Related to the current program flow
  - >> Result of unexpected error conditions (such as a bus error)
  - >> Result of illegal operations (guarded memory access)
    - Some exceptions can be programmed to occur (Fixed Interval Timer, Programmable Interrupt Timer)
      - E.g. A software routine could not execute properly (divide by 0)
- > Exception handling is a combination of hardware behaviors and software constructs designed to manage an exception condition
- > Exception handling changes the normal flow of software execution

Interrupts 15-4



# **Interrupts**

- A hardware interrupt is an asynchronous signal from hardware, either originating outside the SoC or from the programmable logic within the SoC, indicating a peripheral's need for attention
  - >> Embedded processor peripheral (FIT, PIT, for example)
  - >> External bus peripheral (UART, EMAC, for example)
  - >> External interrupts enter via hardware pin(s)
  - >> Multiple hardware interrupts can utilize the general interrupt controller of the PS
- > A software interrupt is a synchronous event in software, often referred to as an exception, indicating the need for a change in execution
  - >> Examples
    - Divide by zero
    - Illegal instruction
    - User-generated software interrupt

Interrupts 15-5

© Copyright 2018 Xilinx




# **Interrupt Types**


- > Edge triggered
  - >> Parameter: SENSITIVITY
    - Rising edge, attribute: EDGE\_RISING
    - Falling edge, attribute: EDGE\_FALLING
- > Level triggered
  - >> Parameter: SENSITIVITY
    - High, attribute: LEVEL\_HIGH
    - Low, attribute: LEVEL\_LOW

Interrupts 15-6












# **Interrupt Handling**

### > In order to support interrupts,

- >> They must be connected
  - Interrupt signals from on-core peripherals are already connected
  - Interrupt signals from PL must explicitly be connected
- >> They must be enabled in software
  - Use peripheral's API
- » Interrupt service routine must be developed



Interrupts 15-11

© Copyright 2018 Xilinx



# **Interrupt Service Process**

### > Service both interrupts and exceptions

- >> Interrupt Service Routine (ISR) must be registered
- >> Current program execution is suspended after the current instruction
- >> Context information is saved so that execution can return to the current program
- >> Execution is transferred to an interrupt handler to service the interrupt
  - Interrupt handler calls an ISR
  - For simple situations, the handler and ISR can be combined operations
  - Each ISR is unique to the task at hand
    - UART interrupt to process a character
    - Divide-by-zero exception to change program flow
- >> When finished
  - Normal: Returns to point in program where interrupt occurred
  - Exception: Branches to error recovery

Interrupts 15-12





# Interrupt Inclusion - Software

- > Requirements for including an interrupt into the application
  - >> Write a void software function that services the interrupt
  - >> Use the provided device IP routines to facilitate writing the ISR
    - Clear interrupt
    - Perform the interrupt function
    - Re-enable interrupt upon exit
  - >> Register the interrupt handler by using an appropriate function
    - Single external interrupt registers with the processor function
    - Multiple external interrupts register with the interrupt controller
    - The call back registration argument is optional

Interrupts 15-13









# **General Interrupt Controller (GIC)**

- > Each processor has its own configuration space for interrupts
  - >> Ability to route interrupts to either or both processors
  - >> Separate mask registers for processors
- > Supports interrupt prioritization
- > Handles up to 16 software-generated interrupts (SGI)
- > Supports 64 shared peripheral interrupts (SPI) starting at ID 32
  - >> Shared between both cores
- > Processes both level-sensitive interrupts and edge-sensitive interrupts
- > Five private peripheral interrupts (PPI)
  - >> Dedicated for each core (no user-selectable PPI)


Interrupts 15-17

© Copyright 2018 Xilinx



### **System-level Block Diagram**

- > PPI includes
  - The global timer, private watchdog timer, private timer, and FIQ/IRQ from the PL
  - » IRQ IDs 16-26 reserved, global timer 27, nFIRQ 28, private timer 29, watchdog timer 30, nIRQ 31
- > SPI includes interrupts
  - Generated by the various I/O and memory controllers in the PS and PL
- > SGI are generated by writing to the registers in the GIC
  - >> IRQ IDs 0-15





Interrupts 15-18

© Copyright 2018 Xilinx

**E** XILINX.

| Source   | Interrupt Name           | IRQ ID# | Source | Interrupt Name    | IRQ ID# |          | USB 1             | 7   |
|----------|--------------------------|---------|--------|-------------------|---------|----------|-------------------|-----|
| APU      | CPU 1, 0 (L2, TLB, BTAC) | 33:32   | IOP    | GPIO              | 52      | IOP      | Ethernet 1        | 7   |
|          | L2 Cache                 | 34      |        |                   |         |          | Ethernet 1 Wakeup | 7   |
|          | OCM                      | 35      |        | USB 0             | 53      |          | SDIO 1            | 7   |
| Reserved | ~                        | 36      |        | Ethernet 0        | 54      |          | I2C 1             | 8   |
| PMU      | PMU [1,0]                | 38, 37  |        | Ethernet 0 Wakeup | 55      |          | SPI 1             | 8   |
| XADC     | XADC                     | 39      |        | SDIO 0            | 56      |          | UART 1            | 8   |
| DVI      | DVI                      | 40      |        | I2C 0             | 57      |          |                   | _   |
| SWDT     | SWDT                     | 41      |        | SPI 0             | 58      |          | CAN 1             | 8   |
| Timer    | TTC 0                    | 43:42   |        | UART 0            | 59      | PL       | FPGA [15:8]       | 91: |
| Reserved | ~                        | 44      |        | CAN 0             | 60      | SCU      | Parity            | 9   |
| DMAC     | DMAC Abort               | 45      |        |                   |         | Reserved | ~                 | 95: |
|          | DMAC [3:0]               | 49:46   | PL     | FPGA [2:0]        | 63:61   |          |                   |     |
| Memory   | SMC                      | 50      |        | FPGA [7:3]        | 68:64   |          |                   |     |
|          | Quad SPI                 | 51      | Timer  | TTC 1             | 71:69   |          |                   |     |
| Debug    | CTI                      | ~       | DMAC   | DMAC[7:4]         | 75:72   |          |                   |     |





# **Connecting Interrupt Source to GIC**

- > Connect the interrupting net to the GIC
- > Set the interrupt type at the interrupt generating source
  - >> The interrupt type for the GIC is programmed through software
- > Interrupt source
  - >> Another AXI peripheral in the programmable logic
  - >> Any of the selected hard blocks present in the processing system
  - >> External net


Interrupts 15-22

© Copyright 2018 Xilinx

**E** XILINX.

# **Connecting Interrupt Source to GIC**

- > The GIC also provides access to the private peripheral interrupts from the programmable logic
  - >> Basically a direct connection to the CPU's interrupt input
    - Bypasses the GIC
  - >> Corex\_nFIQ (ID 28)
  - >> Corex\_nIRQ (ID 31)



Interrupts 15-23

© Copyright 2018 Xilinx



**E** XILINX.


# **Setting Up Interrupt System in Cortex-A9**

Software application: Setting up the interrupt system in the main code and ISR function

```
int main (void) (
     // local variable declarations
                                                                                         void RotarySwitchISR(void)
      insigned int ledshift = 0x01;
                                                                                         { // RotarySwitchISR()
     XGpio rot sw,led;
     int Status;
                                                                                               rotary flag = TRUE;
                                                                                         } // RotarySwitchISR()
       // ZYNQ Cortex-A9
     Status = SetupInterruptSystem(&IntcInst, &rot_sw, ROTATY_INTR_ID);
if (Status != XST_SUCCESS) {
         printf("Setup Interrupt System Failed");
         return XST_FAILURE;
      if (rotary flag) (
      //Do tasks
 } //end main
Interrupts 15-24
                                                                © Copyright 2018 Xilinx
```

12

### **Interrupt Controller Software Requirements** > Initialize the interrupt controller \* Initialize the interrupt controller driver \*/ > Register the interrupt controller interrupt IntcConfig = XScuGic\_LookupConfig(INTC\_DEVICE\_ID); if (NULL == IntcConfig) { handler to the hardware interrupt handling return XST\_FAILURE; logic in the processor Status = XScuGic\_CfgInitialize(IntcInstancePtr, IntcCo IntcConfig->CpuBaseAddress); if (Status != XST\_SUCCESS) { > Connect the device driver handler that will be called when an interrupt for the device return XST\_FAILURE; occurs \* Connect the interrupt controller interrupt handler to the \* hardware interrupt handling logic in the processor. > Enable the interrupts xparameters.h Xil\_ExceptionRegisterHandler(XIL\_EXCEPTION\_ID\_INT, (Xil ExceptionHandler) XScuGic InterruptHandler, IntcInstancePtr); /\* \* Connect a device driver handler that will be called why \* interrupt for the device occurs, the device driver hand \* performs the specific interrupt processing for the devi-Status = XScuGic\_Connect(IntoInstancePtr, GpioIntrId, (Xil\_ExceptionHandler) RotarySwitchISR, (void \*) GpioInstancePtr); Interrupts 15-25 **E** XILINX. © Copyright 2018 Xilinx



# **System Level Design Considerations**

- > Interrupts are considered asynchronous events
  - >> Know the nature of your interrupt
    - Edge or level?
    - How the interrupt is cleared?
    - What happens if another event occurs while the interrupt is asserted?
  - >> How frequently can the interrupt event occur?
- > Can the system tolerate missing an interrupt?

Interrupts 15-27

© Copyright 2018 Xilinx



# **ISR Considerations**

- > Timing
  - >> What is the latency from the hardware to the ISR?
    - Operating system can aggravate this
    - Are the interrupts prioritized?
  - >> How long can the ISR be active before affecting other things in the system?
- > Can the ISR be interrupted?
  - » If so, code must be written to be reentrant
- > Code portability
  - >> Are operating system hooks needed?

Interrupts 15-28



# **ISR Advice, Tips and Tricks**

- > Keep the code short and simple; ISRs can be difficult to debug
- > Do not allow other interrupts while in the ISR
  - >> This is a system design consideration and not a recommended practice
  - >> The interrupt priority, when using an interrupt controller, is determined by the hardware hookup bit position on the interrupt input bus
- > Time is of the essence!
  - >> Spend as little time as possible in the ISR
  - >> Do not perform tasks that can be done in the background
  - >> Use flags to signal background functions
- > Make use of provided interrupt support functions when using IP drivers
- > Do not forget to enable interrupts when leaving the handler/ISR

Interrupts 15-29

© Copyright 2018 Xilinx



### **Guidelines for Writing a Good Interrupt Handler**

- > Keep the interrupt handler code brief (in time)
  - >> Avoid loops (especially open-ended while statements)
- > Keep the interrupt handler simple
  - >> Interrupt handlers can be very difficult to debug
- > Disable interrupts as they occur
  - » Re-enable the interrupt as you exit the handler
- > Budget your time
  - >> Interrupts are never implemented for fun—they are required to meet a specified response time
  - Estimate how often an interrupt is going to occur and how much time your interrupt handler takes
  - Spending your time in an interrupt handler increases the risk that you may miss another interrupt

Interrupts 15-30





# **Summary**

- > Interrupt handlers are required to perform the desired task when the interrupt occurs
  - >> They must be registered through explicit execution of a register handler function
- > Use GIC for handling multiple interrupts to the Cortex-A9 processors
- > Each processor has its own configuration space for interrupts; handles up to 16 software-generated interrupts (SGI)
- > Supports 64 shared peripheral interrupts (SPI) starting at ID 32
- > Five private peripheral interrupts (PPI) dedicated for each core (no user-selectable PPI)
- > Write a good interrupt service routine
  - >> Consider latency, time of execution, and whether to allow interrupting an ISR

Interrupts 15-32



