


Introduction

> This lab guides you through the process of profiling an application with a function modeled in software, analyzing the profiled output, and then profiling the application using the hardware accelerated function in the application.

Lab6 Intro 18a- 2

© Copyright 2018 Xilinx

E XILINX.



Procedure

- > Create a Vivado project
- > Create the hardware system using IP Integrator
- > Add two instances of the provided FIR core
- > Generate the bitstream
- > Export the design to the SDK
- > Create the application
- > Run the application and profile

Lab6 Intro 18a- 4

© Copyright 2018 Xilinx

E XILINX.

Summary

> This lab led you through enabling the software BSP and the application settings for the profiling. You went through creating the hardware which included the hardware IP and was later profiled in the application. You analyzed the profiled application output.

Lab6 Intro 18a- 5

© Copyright 2018 Xilinx

