

Objectives

- > After completing this module, you will be able to:
 - >> List various available debug cores and their functionality
 - >> Describe the process of including the Vivado Design Suite debug tool sampling cores
 - >> State how the Vivado integrated logic analyzer, XSDK Debug perspective, and TCF tools facilitate hardware and software debugging

System Debugging 13-2

© Copyright 2018 Xilinx

Outline Introduction Hardware Debugging Software Debugging System Debugging Summary System Debugging Copyright 2018 XIIIIX € XILINX

Introduction


- > Debugging is an integral part of embedded systems development
- > The debugging process is defined as testing, stabilizing, localizing, and correcting errors
- > Two methods of debugging:
 - >> Hardware debugging via a logic probe, logic analyzer, in-circuit emulator, or background debugger
 - >> Software debugging via a debugging instrument
 - A software debugging instrument is dedicated hardware and part of the silicon that is accessible via JTAG or dedicated part pins
 - Controls the processor as an intrusive debug unit that is disabled during normal operation
 - Some "hard" processors have this feature permanently available while "soft" processors may have this
 physically removed from the delivered product
- > Debugging types:
 - >> Functional debugging
 - >> Performance debugging

System Debugging 13-4



The Need for On-Chip Debug

- > FPGAs/SoCs offer limited internal visibility
 - >> How to access the embedded system bus?
 - >> How to monitor memory and registers?
- > Non-processor dedicated silicon IP cores
 - >> Cannot obtain internal access
- > Full scan insertion
 - >> Increases overhead
- Changes late in the design cycle are ENORMOUSLY expensive
- > Co-verification
 - >> Tools are cumbersome and slow
 - >> Modeling issues



System Debugging 13-5

© Copyright 2018 Xilinx



Xilinx Solution for Debugging Embedded Designs

- > Hardware debugging tool
 - >> Vivado logic analyzer for hardware; functionally replaces expensive external logic analyzer
- > Software debugging tools
 - >> XSDK Debugging perspective and inexpensive JTAG cable replace ICE
- > Built-in, cross-probing trigger capability between hardware and software
 - >> Vivado logic analyzer invoked through Vivado
 - >> XSDK Debugging perspective accessed from within XSDK
- > A single JTAG connection can be used for
 - >> Programming the programmable logic
 - >> Downloading application
 - >> Hardware and software debugging


System Debugging 13-6





Vivado Logic Analyzer System


- > Vivado logic analyzer tool cores provide full internal visibility to all soft IP
 - » Access to hard IP ports
 - Accesses all the internal signals and nodes within the programmable logic (ILA)
 - Stimulus can be applied using the Virtual I/O core (VIO)
- > Debugging occurs at, or near, system speeds
 - >> Debug on-chip using the system clock
- > Minimize pins needed for debugging
 - >> Access via the JTAG interface



System Debugging 13-8

ILA Core

- > Used for monitoring internal programmable logic signals for post-analysis
- > Multiple configurable ILA trigger units
 - >> Configurable trigger input widths and match types for use with different input signals types
- > Up to 64 probes through GUI
 - >> Up to 1024 probes through tcl command
- > Sequential triggering
- > Storage qualification
- > Configurable cross triggering
 - » Trigger in and Trigger out interfaces
- > Pre- and post-trigger buffering (capture data before, during, and after trigger condition is met)



System Debugging 13-9

© Copyright 2018 Xilinx



Core Resources Usage


- > Debug tools will use block RAM to store samples
- > More block RAM equates to larger (deeper and/or wider) trace buffers
- > Use larger devices for debugging prototypes to provide extra block RAM
- If the application is utilizing too much block RAM, temporarily modify hardware applications to free up block RAM for debugging usage—small FIFOs and buffer memory, for example


System Debugging 13-10




System ILA Core

- > Multiple probe ports, which can be combined into a single trigger condition
- > Debugging of any debuggable interface including AXI4-MM and Stream
- > User-selectable AXI4-MM channel debug and AXI Data/Address width selection
- > Data and Trigger probe and interface type selection
- > BRAM estimation
- > AXI4-MM and AXI4-Stream Protocol checking
- > Allows mixing of native and interface modes










© Copyright 2018 Xilinx

System Debugging 13-13








VIO Core

- > Support for monitoring and driving internal programmable logic signals in real time
- > Probe input unit
- > Probe output unit




System Debugging 13-17

© Copyright 2018 Xilinx



AXI Performance Monitor Core

- > Enables AXI system performance measurement for multiple slots
 - >> AXI4 and AXI4-Stream
- AXI Performance Monitor supports analyzing system behavior on AXI interfaces
 - >> Event logging
 - Captures AXI events and external events
 - Time stamp between two successive events into streaming FIFO
 - >> Event counting
 - Measure events on AXI4/AXI4-Stream monitor slots or external event ports



System Debugging 13-18

© Copyright 2018 Xilinx





Software Debugging Support in XSDK


- > XSDK supports software debugging via:
 - >> Zynq Programmable SoC contains own internal trace port
 - Performs same general tasks as MDM for MicroBlaze
 - >> TCF(Target Communication Framework) debugger over digilent cable for ARM
 - Open source
 - Supports system level debugging
 - Improved performance

System Debugging 13-20

© Copyright 2018 Xilinx









What is System Debugging?

- > System debugging is determining where the bug is:
 - >> In hardware?
 - >> In software?
- > How is system debugging possible?
 - >> Set breakpoint: when hit → triggers the Vivado logic analyzer
 - >> Set trigger in Vivado logic analyzer: when hit → halts CPU and debugger stops

System Debugging 13-25

© Copyright 2018 Xilinx



System Debug: Simultaneous Hardware/Software **Debugging (1)**

- > TCF supports simultaneous access over Xilinx download cables
- > ILA core in the target cores
- > Software condition triggers hardware:
 - >> Software breakpoint asserts the P2F trig signal and if the ILA is sensitive to this signal, it will capture
- > Hardware condition triggers software:
 - >> Match in the ILA asserts the F2P_Trig signal, which halts the processor


- > Vivado logic analyzer running on the host » Enable cross triggering in hardware
- PS-PL Configuration Search: Q→ HP Slave AXI Interface
- > Debugger on the host
 - » Enable cross triggering in software

System Debugging 13-26




System Debug: Simultaneous Hardware/Software Debugging (2)

- Cross triggering connections between Zynq processor and ILA
- > TCF support simultaneous access over Xilinx download cables
 - >> ILA instantiations
 - >> Treated like the peripheral cores
- Set breakpoint in the XSDK Debugging perspective: when hit, triggers the logic analyzer
- > Set trigger in logic analyzer: when hit, halts CPU and debugger stops



System Debugging 13-27





Summary

- > Debugging is an integral part of embedded systems development
- > Vivado and XSDK provides tools to facilitate hardware and software debugging
 - >> Hardware debugging is done through using Vivado logic analyzer cores
 - >> Software debugging is performed using system debugger
- > XSDK provides environment, perspective, and underlying tools to enable seamless software debugging
- > A significant amount of hardware overhead may occur depending on the type and number of cores and sample depth
- > The Debug Configuration wizard simplifies hardware connections and the cores inclusion
- > With software debugging and the Vivado logic analyzer supporting cross-probing enables simultaneous hardware and software debugging
 - » Use it to find and fix embedded system bugs faster

System Debugging 13-30



