

Objectives

- > After completing this module, you will be able to:
 - >> State various mechanisms for system initialization and application loading
 - >> Describe the programmable logic configuration process from an FSBL software application
 - >> Describe the flash writer utility and its requirements
 - >> Analyze flash writing and different boot loading usage scenarios

Configurations and Bootloading 17-2

© Copyright 2018 Xilinx

Outline Introduction Boot Loader Zynq PS Boot and PL Configuration Flash Programmer Utility Summary Configurations and Bootloading 17-3 Coopyright 2018 Xillinx EXILINX

Introduction

- Embedded applications can typically range in size from a few kilobytes to a few megabytes
- > Two types of external memory may be required
 - >> Memory for storing program and initialized data during power-down
 - >> Memory for running the program
 - If the application size and initialized data are small enough, they can then be downloaded into internal block RAM or OCM RAM
- A small application is needed to load the program from non-volatile memory into external RAM
 - » Runs on resets and power-ups
- > Vivado supports several mechanisms for loading large programs and data stored in non-volatile memory

Configurations and Bootloading 17-4



Standard Boot Model in Zynq SoC

- > Multi-stage boot process
 - >> Stage 0: Runs from ROM; loads from non-volatile memory to OCM
 - Provided by Xilinx; unmodifiable
 - >> Stage 1: Runs from OCM; loads from non-volatile memory to DDRx memory
 - User developed; Xilinx offers example code through SDK project
 - Initiates PS boot and PL configuration
 - >> Stage 2: Optional; runs from DDR
 - User developed; Xilinx offers example code Uboot
 - Sourced from flash memory or through common peripherals, programmable logic I/O, etc.
 - >> Programmable logic configuration can be performed in Stage 1 or 2

Configurations and Bootloading 17-5

© Copyright 2018 Xilinx



Zynq SoC Program Loading and Initialization

- > Development mode: Configure PL with bitstream then run the application from XMD
- > Boot mode: FSBL or SSBL configure PL with bitstream
 - >> Stage 1 or Stage 2, as mentioned in the previous slide
- > Size of application impacts where program can run from
 - >> Very small applications can run from OCM (no DDR requirement)
 - >> Small applications can also run from BRAM (no DDR requirement)
 - >> Applications can run from non-volatile or DDR memory
- > Loading the application with a boot loader
 - Use nonvolatile memory to store the application, initialize the processor memory from it, and execute
- > May execute application directly from flash or other non-volatile memory
 - >> Slower execution

Configurations and Bootloading 17-6



Cortex-A9 Processor Memory Space

- Processing system and programmable logic look the same from the processor's viewpoint
- > Zynq PS-based peripherals have a fixed address map
- > PL-based slave peripherals must reside between 0x4000_0000 and 0xBFFF_FFFF
 - Peripherals connected to M_AXI_GP0 will have address between 0x4000_0000 and 0x7FFF_FFFF
 - Peripherals connected to M_AXI_GP1 will have address between 0x8000_0000 and 0xBFFF_FFFF

Start Address	Description
0x0000_0000	External DDR RAM
0x4000_0000	Custom Peripherals (Programmable Logic including PCle)
0xE000_0000	Fixed I/O Peripherals
0xF800_0000	Fixed Internal Peripherals (Timers, Watchdog, DMA, Interconnect)
0xFC00_0000	Flash Memory
0xFFFC_0000	On-Chip Memory


Configurations and Bootloading 17-7

© Copyright 2018 Xilinx



Configuring the PL through SDK

- > Download the bitstream and then the application
 - >> Select Xilinx Tools > Program FPGA
 - >> Locate and select the hardware bit file
 - No BMM file as the ELF runs in PS DDR, QSPI, or OCM memory
 - >> Click Program
- > The programmable logic configures
- > When launched (later), the XMD debugger will halt the processor and load the actual application for debugging



Configurations and Bootloading 17-8



Software Loading and Debugging > Run configurations through SDK >> Select software application in the project explorer pane >> Select Run As > Run Configurations Double-click Xilinx C/C++ ELF to create a run configuration for application Click Run to download the executable (.elf) and run the application > Debug configurations through SDK >> Select software application in the project explorer pane >> Select Debug As > Debug Configurations >> Double-click Xilinx C/C++ ELF to create a debug configuration for application Click **Debug** to download the executable (.elf), and suspend at the entry point Configurations and Bootloading 17-9 **E** XILINX © Copyright 2018 Xilinx



Boot Loader

- > What is a boot loader?
 - >> First program run
 - Runs on power up or reset
 - Copies program from non-volatile memory to DDR/OCM/BRAM
 - Could load application directly or load OS
 - When done, transfers control to selected program
- > Why needed?
 - >> Final software system
 - Might not fit into ROM
 - Might require some kind of run-time set up before it is launched
 - Might be determined dynamically
- > Boot loaders tend to range from simple to quite complex systems

Configurations and Bootloading 17-11

© Copyright 2018 Xilinx



Boot Loading Scenarios

- > Commonly used boot load scenarios
 - >> Booting from flash devices
 - >> Booting from PROMs
 - >> Booting from a serial line
 - >> Booting from Ethernet with BootP and TFTP
 - >> Command line-based interactive boot load
- > Each method has its advantages, disadvantages, and applicability

Configurations and Bootloading 17-12



Image Formats

- > Boot loader must understand both
 - >> Image format of the file (application, bitstream, or data), and
 - >> Organization of the images in the Non-Volatile storage medium
- > Formats
 - >> Common: ELF, Intel MCS-86 file (.mcs),binary(.BIN), Motorola SREC, Intel I-hex, gzip/bzipped images
 - >> Less common: Custom formats are common as well
- > Image formats have different processing complexities and sizes
 - >> ELF, SREC/iHex, binary, compressed
 - Decreasing order of size requirements
 - >> Compressed, ELF, SREC/iHex, binary
 - Decreasing order of processing complexity

Configurations and Bootloading 17-13

© Copyright 2018 Xilinx



Stage 0: ROM

- > Processor boots from boot ROM (128KB)
 - >> Xilinx provided
 - » Not viewable
- Copies First Stage Boot Loader (FSBL) from memory device to OCM static RAM (256KB)
 - >> Maximum size is 192KB (rest can be used as stack, BSS, or non-initialized memory)

© Copyright 2018 Xilinx

- » Xilinx provided
- > Once copied, the FSBL starts executing (from OCM RAM)

Configurations and Bootloading 17-14

First Stage Boot Loader (FSBL)

- > Example FSBL provided by Xilinx as an SDK example project
 - >> Otherwise user developed
- > Copies next stage of code into
 - >> DDRx or static memory (OCM)
 - >> And/or enables an external device for Stage 2
- > Further initialization of PS components and peripherals
- > Optionally configures programmable logic
- > Upon completion, launches application or Second Stage Boot Load

Configurations and Bootloading 17-15

© Copyright 2018 Xilinx




Second Stage Boot Loader (SSBL)

- > Example U-Boot provided by Xilinx
 - >> git://git.xilinx.com/u-boot-xlnx.git
 - >> Otherwise user developed
- > Loaded from user-selected external device
- > Flexibility in boot sources
 - >> Static memory
 - >> Dynamic memory
 - >> PS peripherals such as
 - USB, Ethernet, or SD
 - >> Programmable logic I/Os
- > Initializes rest of PS
- > Optionally configures PL

Configurations and Bootloading 17-16

© Copyright 2018 Xilinx





Zynq Boot and Configuration


- > Zynq devices can be booted and/or configured in
 - >> Secure mode via static memories only (JTAG excluded)
 - Ability to have secure software
 - Protects bitstream and IP
 - >> Non-secure mode via JTAG or static memories (debug and development environment)
 - Standard boot model
- > Four master boot devices
 - » QSPI: serial memory, linear addressing
 - » NAND: complex parallel memory
 - » NOR: parallel memory, linear addressing
 - >> SD: Flash memory card
- > Secondary boot devices
 - » USB, Ethernet, and most other peripherals

Configurations and Bootloading 17-18

© Copyright 2018 Xilinx







PCW Boot Configuration Handoff

- > The Zynq SoC is a processor first, programmable logic second SoC
- > Most options, features, and configurations are controlled by software setup
 - >> Clock generation
 - >> MIO usage
 - >> Processor cache and DDR memory configuration
- > The Vivado Export to SDK which generates the PS configuration code
 - >> Used by FSBL
 - >> ps7_init.c , ps7_init.tcl

Configurations and Bootloading 17-22



PL Device Configuration Services

- > Used by FSBL
- > Set of Standalone library services
- > The device configuration interface has three main functionalities
 - >> AXI-PCAP
 - >> Security policy
 - >> System monitor
 - Currently not implemented
- > Supports the downloading of the programmable logic bitstream and readback of the decrypted image
- > Services are detailed in the Software Developers Guide (UG821)

Configurations and Bootloading 17-23

© Copyright 2018 Xilinx



SDK FSBL Support

- > SDK software project
- > Complete FSBL boot application
 - >> Software application load
 - >> PL configuration from bit file
 - >> Support for golden image
- > Requires *.bif file for image generation
- > All source code is included
 - >> Can be modified for other boot sources
 - Ethernet
 - USB
 - Serial

Configurations and Bootloading 17-24

© Copyright 2018 Xilinx

Creating a Single Boot Image File


- > Select Xilinx Tools > Create Zyng Boot Image
 - >> (bootgen)
 - >> Add the FSBL ELF file
 - >> Add the PL bitstream file (optional, only if the PL resources are used)
 - » Add the software application ELF file
- > Select the output file directory
- > Click Create to create the image file
 - >> *.bin for booting the application from SD card
 - >> Rename it to BOOT.bin before placing it on the SD card
- > Creates intermediate/other boot image format file

Configurations and Bootloading 17-25

© Copyright 2018 Xilinx

E XILINX.

PS Boot and PL Configuration Example-1





User brings everything from non-volatile memory:

- 1. PS Initialization code
- 2. Operating System
- 3. PL Bitstream

Configurations and Bootloading 17-26


© Copyright 2018 Xilinx





Boot ROM Multi Boot

- > Multiple images must be placed in flash
 - >> Each image requires a boot ROM header.
 - These images can be placed in any order, but after POR the boot ROM uses the first image in flash as the initial image
- > Procedure of using multiboot
 - >> 1. Calculate the REBOOT OFFSET address:
 - a. This offset is relative to the beginning of flash
 - b. REBOOT_OFFSET can be calculated as: Image Byte Address in Flash / 0x8000
 - 2. Write REBOOT_OFFSET to MULTIBOOT_ADDR[12:0].
 - >> 3. Perform a warm/soft reset.



Configurations and Bootloading 17-29


© Copyright 2018 Xilinx

Configuring and Re-Configuring

- > DevC The PL is configured via the device configuration interface module
- > Accessed via a software application using an AXI port in the PS
 - >> Supported by Xilinx-provided APIs in SDK
 - >> Recommended methodology
- Separate DMA port into the Central interconnect for simultaneous PL configuration with software download
- > Accessed from the PL via a GPx master AXI port
 - >> Not recommended

Configurations and Bootloading 17-30





The DevC Interface


- > Manages basic device security and provides a simple DMA interface, PS setup, and PL configuration
 - >> Enables PL configuration through the processor configuration access port (PCAP) in both secure and non-secure master boot, including support for compressed PL bitstreams
 - >> Supports PL configuration readback
 - >> Supports concurrent bitstream download/upload
 - >> Enforces Zyng-7000 device system-level security including debug security
 - >> Supports XADC serial interface
 - >> Supports XADC alarm and over-temperature interrupt
 - >> Secure boot ROM code protection

Configurations and Bootloading 17-32



AXI-PCAP Bridge > Converts 32-bit AXI formatted data to the Top-level Switch 32-bit PCAP protocol and vice versa pcap_2xclk CPU_1x clock > Supports both concurrent and nonconcurrent download and upload of AXI Master Interface DMA Engine configuration data > The DMA engine moves data between the FIFOs and a memory device, typically the Control APB TxFIFO RxFIFO on-chip RAM, the DDR memory, or one of the peripheral memories > Non-secure data to the PCAP interface can PCAP Interface be sent every clock cycle, encrypted data can be sent every four clock cycles AXI-PCAP Bridge pcap_mode PL PCAP Interface Configurations and Bootloading 17-33 **E** XILINX. © Copyright 2018 Xilinx





Flash Programming Procedure

> Use of SDK to program flash

- >> Assign flash image to flash memory attached to the Zyng device
- >> Connect to the JTAG chain containing the ARM DAP of the Zyng device
- >> Download the flash programming application into the PS of the Zynq device

> Procedure

- >> Erase: Erase flash memory
- >> Program: Loads the flash image into the PS buffer of the Zynq device; Zynq device application writes the image to flash memory
- >> Verify: Zynq device reads the flash contents and writes into buffer; reads the buffer and compares against the original flash image

Configurations and Bootloading 17-36



Creating FSBL

- > SDK provides an FSBL software project template
 - >> Target application must be in Zynq device FSBL format in flash
 - >> RAM must exist at location targeted by flash image format
 - >> Selection of target hardware processor(s)

> FSBL

- >> May configure the programmable logic with hardware bitstream
- May load OS image or standalone image or SSBL image from the non-volatile memory to RAM (DDR)
- >> Transfers program control to the newly loaded application/OS
- > Xilinx FSBL supports multiple partitions; each partition can be a code image and/or a bitstream

Configurations and Bootloading 17-37

© Copyright 2018 Xilinx




Creating Image for Multi-Boot

- Multi-boot application will have more than one full image
 - Each full image may consist of
 - FSBL, hardware bitstream (if needed), an application
- Create the full image having multi-boot application using SDK's Create Zynq Image
 - First partition will consist of boot image of the default application at offset 0
 - >> It may have
 - FSBL, hardware bitstream (if needed), an application
 - Second and subsequent partitions should be stored at multiple of 0x40000 offset
- Use Flash Programming utility (see next slide)

Configurations and Bootloading 17-38

© Copyright 2018 Xilinx



XILINX.

Flash Programming Utility > Select Xilinx Tools > Program Flash > Select the image file and offset **Program Flash Memory** Program Flash Memory via In-system Programmer. » A full flash image offset will always be 0 Connection: Local ▼ New > Click Program to "flash" the image Select Image File: C:\xup\adv_embedded\labs_zed\lab5\QSPI_image\BOOT.bin Browse Flash Type qspi_single Browse Blank check after erase Verify after flash ? Program Cancel Configurations and Bootloading 17-39 **E** XILINX. © Copyright 2018 Xilinx



Summary

- > SDK supports various mechanisms for initializing an application
- > The choice depends on the size of the application, how it will be stored, and the memory technology environment in which it will execute
- > FSBL application provided in SDK features
 - >> PS boot
 - >> PL configuration
- > SDK provides a flash programmer utility that you can use to program flash devices
- > SDK provides a sample bootloader software application project

Configurations and Bootloading 17-41



