Zilog

ZZZZZZZ	88888		000		
Z	8	8	0	(9
Z	8	8	0	0	0
Z	88888		0	0	0
Z	8	8	0	0	0
Z	8	8	0	(9
ZZZZZZZ	888	388		000	

Z80 MICROPROCESSOR Instruction Set Summary

	ı,	/	,
< All _	1	\/	40 A10>
< A12 _	 2		39 A9>
< A13 _	 3 		38 _ A8>
< A14 _	 4		37 A7>
< A15 _	 5 		36 A6>
> CLK _	 6		35 _ A5>
<> D4 _	 7		34 A4>
<> D3 _	 8		33 _ A3>
<> D5 _	 9 		32 A2>
<> D6 _	 10	Z80	31 A1>
+5V _	 11		30 A0>
<> D2 _	 12		29 _ GND
<> D7 _	 13		28
<> D0 _	 14		27 M1>
<> D1 _	 15		26
> ĪNT _	 16		25 BUSRQ <
> NMI _	 17 		24 WAIT <
< HALT	 18		23 BUSAK>
< MREQ	 19		22 _ WR>

```
<-- Ī0RQ |
                                        | RD -->
|Written by
              Jonathan Bowen
              Programming Research Group
              Oxford University Computing Laboratory
              8-11 Keble Road
              Oxford OX1 30D
              England
              Tel +44-865-273840
Created
              August 1981
Updated
             April 1985
|Issue
              1.3
                               Copyright (C) J.P.Bowen 1985
|Mnemonic |SZHPNC|Description
|------+---+----+-----
.
|ADC A,s |***V0*|Add with Carry
                                    IA=A+s+CY
|ADC HL,ss |**?V0*|Add with Carry
                                    IHL=HL+ss+CY
```

```
ADD A,s |***V0*|Add
                                         IA=A+s
|ADD HL,ss |--?-0*|Add
                                         |HL=HL+ss
|ADD IX,pp |--?-0*|Add
                                         |IX=IX+pp
|ADD IY,rr |--?-0*|Add
                                         IIY=IY+rr
           |***P00|Logical AND
AND s
                                         A=A&s
BIT b,m |?*1?0-|Test Bit
                                         |m&{2^b}
CALL cc,nn|-----|Conditional Call
                                         |If cc CALL
|CALL nn |-----|Unconditional Call
                                         |-[SP]=PC,PC=nn
l CCF
           |--?-0*|Complement Carry Flag|CY=~CY
|CP s
           |***V1*|Compare
                                         | A - s
l CPD
          |****1-|Compare and Decrement|A-[HL],HL=HL-1,BC=BC-1|
CPDR
           | ****1-|Compare, Dec., Repeat|CPD till A=[HL]or BC=0|
           | ****1-|Compare and Increment|A-[HL], HL=HL+1, BC=BC-1|
|CPI
           | ****1-|Compare, Inc., Repeat|CPI till A=[HL]or BC=0
CPIR
| CPL
           |--1-1-|Complement
                                         | A=~A
           |***P-*|Decimal Adjust Acc.
I DAA
                                         IA=BCD format
DEC s
           | ***V1-| Decrement
                                         |s=s-1|
           |----|Decrement
DEC xx
                                         |xx=xx-1|
           I-----IDecrement
|DEC ss
                                         lss=ss-1
           |----|Disable Interrupts
|DI
           |----|Dec., Jump Non-Zero
|DJNZ e
                                         |B=B-1 \text{ till } B=0
           |----|Enable Interrupts
ΙEΙ
EX [SP], HL | ----- | Exchange
                                         [SP]<->HL
EX [SP],xx|-----|Exchange
                                         |[SP]<->xx
EX AF, AF' |-----|Exchange
                                         |AF<->AF'
|EX DE,HL |-----|Exchange
                                         |DE<->HL
           |----|Exchange
l EXX
                                         |qq<->qq'
                                                     (except AF)
         |-----|Halt
HALT
|IM n
           |----|Interrupt Mode
                                                       (n=0,1,2)
|IN A,[n] |----|Input
                                         |A=[n]
|IN r,[C] |***P0-|Input
                                         |r=[C]
```

```
IINC r
           |***VO-|Increment
                                         |r=r+1
           ***V0-|Increment
INC [HL]
                                          [HL]=[HL]+1
INC xx
            ----|Increment
                                         |xx=xx+1|
INC [xx+d]|***V0-|Increment
                                         |[xx+d]=[xx+d]+1
IINC ss
           |----|Increment
                                         lss=ss+1
           ||?*??1-||Input and Decrement
                                         [HL]=[C],HL=HL-1,B=B-1
IND
INDR
           |?1??1-|Input, Dec., Repeat
                                         |IND till B=0
           |?*??1-|Input and Increment
INI
                                         |[HL]=[C],HL=HL+1,B=B-1|
IINIR
           |?1??1-|Input, Inc., Repeat
                                         |INI till B=0
JP [HL]
           |----|Unconditional Jump
                                         PC=[HL]
           |----|Unconditional Jump
JP [xx]
                                          PC=[xx]
JP nn
           |----|Unconditional Jump
                                         l PC=nn
           |----|Conditional Jump
|JP cc,nn
                                         |If cc JP
IJR e
           |----|Unconditional Jump
                                         IPC=PC+e
JR cc,e
           |----|Conditional Jump
                                         If cc JR(cc=C,NC,NZ,Z)
|LD dst,src|-----|Load
                                          dst=src
            **0*0-|Load
|LD A,i
                                         |A=i
                                                          (i=I,R)
           |--0*0-|Load and Decrement
                                         |[DE]=[HL],HL=HL-1,#
LDD
LDDR
           |--000-|Load, Dec., Repeat
                                         |LDD till BC=0
           |--0*0-|Load and Increment
                                         |[DE]=[HL],HL=HL+1,#
lLDI
           |--000-|Load, Inc., Repeat
LDIR
                                         |LDI till BC=0
NEG
            ***V1*|Negate
                                          A=-A
INOP
           |----|No Operation
           ***P00|Logical inclusive OR |A=Avs
10R s
           ?1??1-|Output, Dec., Repeat
0TDR
                                         |OUTD till B=0
            ?1??1-|Output, Inc., Repeat
                                         |OUTI till B=0
0TIR
|OUT [C],r |-----|Output
                                         [[C]=r
OUT [n],A |-----|Output
                                         |[n]=A
           |?*??1-|Output and Decrement |[C]=[HL],HL=HL-1,B=B-1|
OTUO
           | ?*??1-|Output and Increment
OUTI
                                         |[C]=[HL], HL=HL+1, B=B-1|
           ----- | Pop
POP xx
                                          xx=[SP]+
           POP qq
                                         |qq=[SP]+
               --- | Push
                                          -[SP]=xx
|PUSH xx
                                          -[SP]=aa
IPUSH qq
              ---- | Push
           İ-----İReset bit
                                          m=m\&\{\sim2^b\}
|RES b,m
IRET
            -----IReturn
                                          PC=[SP]+
           |----|Conditional Return
                                         |If cc RET
RET cc
IRETI
           |-----|Return from Interrupt|PC=[SP]+
RETN
           |----|Return from NMI
                                         PC=[SP]+
           **0P0*|Rotate Left
                                         m={CY,m}<-
|RL m
IRLA
           |--0-0*|Rotate Left Acc.
                                         |A=\{CY,A\}<-
|RLC m
           |**0P0*|Rotate Left Circular |m=m<-
IRLCA
           |--0-0*|Rotate Left Circular |A=A<-
```

Mnemonic	SZHPNC Description	Notes
RLD	**0P0- Rotate Left 4 bits	{A,[HL]}={A,[HL]}<- ##
RR m	**0P0* Rotate Right	$ m=->\{CY,m\}$
RRA	0-0* Rotate Right Acc.	A=->{CY,A}
RRC m	**0P0* Rotate Right Circu	lar m=->m
RRCA	0-0* Rotate Right Circu	lar A=->A
RRD	**0P0- Rotate Right 4 bit	s {A,[HL]}=->{A,[HL]} ##
RST p	Restart	(p=0H,8H,10H,,38H)
SBC A,s	***V1* Subtract with Carr	y A=A - s - CY
SBC HL,ss	**?V1* Subtract with Carr	y HL=HL-ss-CY
SCF	0-01 Set Carry Flag	CY=1
SET b,m	Set bit	m=mv{2^b}

```
ISLA m
          |**0P0*|Shift Left Arithmetic|m=m*2
SRA m
          |**0P0*|Shift Right Arith.
                                        lm=m/2
|SRL m
          |**0P0*|Shift Right Logical |m=->{0,m,CY}
I SUB s
          |***V1*|Subtract
                                        | A=A - s
IXOR s
          |***P00|Logical Exclusive OR |A=Axs
-----
 F
          |-*01? |Flag unaffected/affected/reset/set/unknown
 S
          |S |Sign flag (Bit 7)
          | Z
 Ζ
                 |Zero flag (Bit 6)
          | H
 HC
                 |Half Carry flag (Bit 4)
            P | Parity/Overflow flag (Bit 2, V=overflow)
 P/V
 N
               N |Add/Subtract flag (Bit 1)
 CY
               C|Carry flag (Bit 0)
                 |Immediate addressing
 n
                 |Immediate extended addressing
 nn
                 Relative addressing (PC=PC+2+offset)
 е
                 |Extended addressing
 [nn]
                 |Indexed addressing
 [xx+d]
                 |Register addressing
 [rr]
                 |Register indirect addressing
                 |Implied addressing
 b
                 |Bit addressing
                 |Modified page zero addressing (see RST)
                 +-----
DEFB n(,...) | Define Byte(s)
|DEFB 'str'(,...) |Define Byte ASCII string(s)
                |Define Storage Block
DEFS nn
|DEFW nn(,...)
                 |Define Word(s)
 ABCDE
                 |Registers (8-bit)
 AF BC DE HL | Register pairs (16-bit)
                 |Flag register (8-bit)
 Ι
                 |Interrupt page address register (8-bit)
 IX IY
                 |Index registers (16-bit)
 PC
                 |Program Counter register (16-bit)
                 |Memory Refresh register
 R
 SP
                 |Stack Pointer register (16-bit)
 b
                 |One bit (0 to 7)
                  Condition (C,M,NC,NZ,P,PE,PO,Z)
 \mathsf{CC}
                  |0\text{ne-byte expression }(-128 \text{ to } +127)|
 d
                 |Destination s, ss, [BC], [DE], [HL], [nn]
 dst
                  |One-byte expression (-126 to +129)
 е
                  |Any register r, [HL] or [xx+d]
 m
 n
                  |One-byte expression (0 to 255)
                  |Two-byte expression (0 to 65535)
 nn
                  |Register pair BC, DE, IX or SP
 pp
                  Register pair AF, BC, DE or HL
 qq
                  Alternative register pair AF, BC, DE or HL
 qq
                  Register A, B, C, D, E, H or L
 r
                  Register pair BC, DE, IY or SP
 rr
                  |Any register r, value n, [HL] or [xx+d]
 S
                  |Source s, ss, [BC], [DE], [HL], nn, [nn]
 src
                  |Register pair BC, DE, HL or SP
 SS
 XX
                 |Index register IX or IY
                 +-----
                 |Add/subtract/multiply/divide/exponent
```

& ~ v x	Logical AND/NOT/inclusive OR/exclusive OR
<>	Rotate left/right
[]	Indirect addressing
[]+ -[]	<pre>Indirect addressing auto-increment/decrement </pre>
{ }	Combination of operands
#	Also BC=BC-1,DE=DE-1
##	Only lower 4 bits of accumulator A used