

# Concepts in VLSI Design Laboratory

IT126IU

Instructor: Nguyen Toan Van

## Lab 0 (Introductory Lab)

**Tool Setup, Cell Library Creation, Introduction to Custom IC Design flow**


### Objectives:

- To start the Cadence Virtuoso software
- To learn about PDK and add the PDK library to the Library Manager
- To create a working library and to get familiar with technology
- To be familiar with Custom IC Design flow

### 1. Logging in, starting a shell tool, and starting the Cadence Tool Suite

Open terminal and cd to the cds\_work directory: `$cd cds_work`  
Type **virtuoso &**

Virtuoso® **Command Interpreter Window (CIW)** appears at the bottom of the screen. From the CIW menus, all Cadence main tools, online help and options can be accessed. In the window area, all kind of messages (info, errors, warnings, etc) generated by the different Cadence tools appear. You can also introduce commands.



```
bu et@cadence:~/cds_work
File Edit View Search Terminal Help
[bu et@cadence ~]$ cd cds_work
[bu et@cadence cds_work]$ virtuoso &
[1] 6633
[bu et@cadence cds_work]$
```


```
Virtuoso® 6.1.5 - Log: /home/bu et/CDS.log
File Tools Options Help
cadence

Program: @(#)$CDS: virtuoso version 6.1.5 12/17/2012 14:39 (cic20091rc) $
Sub version: sub-version IC6.1.5.500.15 (32-bit addresses)
Loading geView.cxt
Loading menuBuilder.cxt
Loading schView.cxt
Loading selectSv.cxt
Loading LVS.cxt
Loading layerProc.cxt
Loading xlUI.cxt
Loading auCore.cxt
Loading dcm.cxt
Loading vhd1.cxt
Loading seismic.cxt
Loading ci.cxt
Loading ams.cxt
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.01s.

mouse L: M: R:
1 >
```

## 2. Custom IC Design Flow

The following figure shows the basic design flow of a custom IC design, together with the Cadence tools required in each step:



- First, a schematic view of the circuit is created using **Cadence Virtuoso Schematic Editor L**. Then, the circuit is simulated using **Cadence Analog Design Environment (ADE L)**. Different simulators can be employed; some sold with the Cadence software (e.g., **Spectre**) some from other vendors (e.g., **HSPICE**) if they are installed and licensed.
- Once circuit specifications are fulfilled in simulation, the circuit layout is created using **Virtuoso Layout Editor L**. The resulting layout must verify some geometric rules dependent on the technology (design rules). For enforcing it, a **Design Rule Check (DRC)** is performed. Optionally, some electrical errors (e.g. shorts) can also be detected using an **Electrical Rule Check (ERC)**. Then, the layout should be compared to the circuit schematic to ensure that the intended functionality is implemented. This can be done with a **Layout Versus Schematic (LVS)** check. All these verification tools are included in the **Assura** software in Cadence.

- Finally, a netlist including all layout parasitics should be extracted using **Quantus QRC** tool, and a final simulation of this netlist should be made. This is called a **Post-Layout simulation**, and is performed with the same Cadence simulation tools.
- Once verified the layout functionality, the final layout is converted to a certain standard file format (**GDSII**, **CIF**, etc.) depending on the foundry using the Cadence conversion tools.

### 3. Fundamentals of PDK and adding PDK library to the Library Manager

- Cadence is an Electronic Design Automation (**EDA**) environment that allows integrating in a single framework different applications and tools (both proprietary and from other vendors), allowing to support all the stages of IC design and verification from a single environment. These tools are completely general, supporting different fabrication technologies. When a particular technology is selected, a set of configuration and technology-related files are employed for customizing the Cadence environment. This set of files is commonly referred as a process design kit.
- All VLSI designs start with a Process Design Kit known briefly as **PDK**. A PDK contains the process technology and needed information to do device-level design in the Cadence Design Framework II (DFII) environment.
- Throughout the labs we will use a generic, foundry independent 90nm CMOS mixed-signal process kit developed by Cadence. We will call it generic PDK 90 nm briefly as gpd090. A PDK contains all the necessary design and technology data to successfully design and simulate a VLSI chip on a particular foundry. The foundry provides the necessary technological data, design rules, and the device models. Also PDK contains schematic symbols with all necessary views, as well as device extraction rules for Layout versus Schematic (LVS) check. It also provides parasitic extraction rules.

### 4. Creating a library and attaching technology to library

All the entities in Cadence are managed using libraries, and each library contains cells. Each cell contains different design views (the structure is similar –and physically corresponds - to a directory (library) containing subdirectories (cells), each one containing files (views). Thus, for instance, a certain circuit (e.g. an inverter) can be stored in a library, and such library can contain the different logic blocks (basic gates, flip-flops, registers, etc) stored as cells. Each block (cell) contains different views (schematic, layout, symbol, etc.).

There are usually **three** types of libraries:

- A set of common Cadence libraries that come with the Cadence software (containing basic components, such as voltage and current sources, R, L, C, etc).
- Libraries that come with a certain design kit (e.g. gpd090) and that are related to a certain technology (e.g. transistors with a certain model attached, etc).

- User libraries; where the user stores its designs. These designs employ components from the Cadence/design kit libraries.

It is recommended that you use a library to store related cell views; e.g., use a library to hold all the cell views for a single project (that can involve a complete chip design). In our example, we are going to create a new library for our design and attach it to desired technology library.

1. In the **CIW**, execute **File-> New -> Library**.
2. The '**New Library**' form appears. In the name field of the New Library type **mylib** or any name of your choice.


The screenshot shows the 'New Library' dialog box with the following fields and options:

- Library** section:
  - Name: mylib
  - Directory (non-library directories): ..
  - Path: /home/fall16/120105001/cic
  - Compression enabled: ☐
- Technology File** section:
  - ☐ Compile an ASCII technology file
  - ☐ Reference existing technology libraries
  - ☒ Attach to an existing technology library
  - ☐ Do not need process information
- Design Manager** section:
  - No design manager setup found

Buttons at the bottom: OK, Cancel, Defaults, Apply, Help.

3. Select **Attach to an existing technology library** and click **OK**. '**Attach Library to Technology**'

**Library** window will appear.



4. Select **gpdK090** technology library and click **OK**. This will be the technology chosen for your design (that you will employ eventually for fabrication). Now all the designs made in this library are technology-dependent (e.g., the schematic MOS symbols have by default the model for this technology, the available layout layers correspond to this technology, etc.).
5. In the **CIW**, the following message will appear:

---

```

*****
*                Cadence Design Systems, Inc.                *
*                                                                *
*                Generic 90nm PDK                             *
*                (gpdK090)                                     *
*                                                                *
*****

Version : 4.6

Build date: 10-FEB-2011

done!
Loaded gpdK090/libInit.il successfully!
INFO (TECH-180011): Design library 'aaa' successfully attached to technology library 'gpdK090'.
```

**Lab 1****Introduction to Virtuoso Schematic Editor, Creating Inverter schematic, Performing transient simulation of Inverter schematic, Power and delay measurement of designed inverter for different corners****Objectives:**


- To learn how to draw schematic of basic logic gates in Cadence Virtuoso
- To learn how to perform transient simulation of logic gates
- To learn about process corners and their effects on delay and power dissipation
- To learn how to measure power dissipation and propagation delay of logic gates

**Schematic Entry: Creating a Schematic cell view**


In this exercise, you will learn how to enter simple schematic and run a simulation to perform timing simulation of an inverter designed using gpdk090 technology.

**1.** In the **Command Interpreter Window (CIW)**, execute **File->New->Cellview**. Set up the 'New File' form as follows:

**Library:** *mylib*, **Cell:** *inverter*, **View:** *schematic*, **Type:** *schematic*, **Application:** *Open with: Schematics L*



**2.** Click **OK** when done. A blank schematic window for the inverter design appears.




### Schematic Entry: Adding an Instance to Schematic

Next, we will create simple schematic of an inverter consisting of an NMOS and a PMOS.


1. To create an instance, you can execute **Create -> Instance** in Virtuoso schematic editor window or simply use shortcut key “i”. The following window will appear:

2. Click **Browse** to select a library component. Another window will show up. Choose **Library: gpd090**, **Cell: nmos1v**, **View: symbol**. (Note that while you are doing this, the ‘Add Instance’ form is getting updated as well).





- Make sure that the **view** name field in the form is set to **symbol**. After you complete the form, move your cursor to the schematic window and click left to place the component.



Similarly, add **pmos1v** cell.

- Now we can adjust the sizes of the transistors by editing instance properties. Left click on the NMOS to select the component. Then, press “q” to modify its properties, or in schematic editor window, execute **Edit -> Properties -> Object**.

You will update the Library Name, Cell Name, and the property values given in the table below as you place each component. The inverter design contains the following cells from the following libraries.


Library Name	Cell Name	Properties/Comment
<i>gpd0090</i>	<i>nmos1v</i>	For NM0, Width=240n (this is 2x the minimum channel width)
<i>gpd0090</i>	<i>pmos1v</i>	For PM0, Width=480n
<i>analogLib</i>	<i>vdd</i>	
<i>analogLib</i>	<i>gnd</i>	

For example, while modifying the transistor width for NMOS, set **Total Width** to 240n, and then press ‘Tab’ key and the **Finger Width** will be set to the same value. Click **OK**.


Repeat this for PMOS to set **Total Width** and **Finger Width** to 480n. **To deselect any object, press keyboard command “Ctrl+d”.**

If you place component in the wrong location, select the component and press 'm' on keyboard and move it to your desired location. After entering the components, click **Cancel** in the **Create Instance** form or press **Esc** keeping your cursor in the schematic window.

Next, instantiate power nets (cell **vdd** and **gnd** from **analogLib** library).




- Execute **Create** -> **Pin** or press 'p' on keyboard. 'Add Pin' form will appear. Enter the name of the pin (e.g. in), **Direction** of the pin (e.g. input/output etc.). Add all the pins (in and out) to the schematic. For an inverter, gate input pin (e.g. in), is the input pin. And output pin (e.g. out) at the common node between drains of NMOS and PMOS is output pin. So, select **Direction** property as **input** for in, and **output** for out.



- Use **Add -> Wire** menu or simply press 'w' key to enter wiring mode / **Esc** to exit. It is a good practice to periodically save your work by clicking on **Check and Save** button (the checkmark button just below the Tools menu). You can also save your work from the drop-down menu **File -> Save**.

The final schematic looks like the following one:



- Click **Check and Save**.




- Check **CIW** for errors. If there is no error, you should see the following message:


```
INFO (SCH-1170): Extracting "inverter schematic"
INFO (SCH-1426): Schematic check completed with no errors.
INFO (SCH-1181): "mylib inverter schematic" saved.
```

### Netlist Creation and Simulation using Spectre:

The following flowchart shows the steps to be executed to simulate a design using ADE L:



1. In the Schematic editor window, execute **Launch -> ADE L**.  
**Analog Design Environment (ADE) L** window will appear.




2. Set up the model libraries by executing **Setup -> Model Libraries**. 'Model Library Setup' Window will appear:



- Click twice on the file name given under **Global Model Files**. An ash coloured button will appear.




Click on the button. 'Choose Model File' window will appear.



- Select **gpdk090\_mos.scs** from the list. Click **Open**.


In this model file, there are models to simulate various corners like fast-fast (FF), fast-slow (FS), typical-typical (TT) etc. These are called process corners, depending on the speed of MOS transistors (NMOS and PMOS). Refer to the following figure for the definition of process corners:




We will choose the section typical from the **Section** scroll bar and select the section '**TT\_s1v**'. These will enable us to use the TT models of the 1.2 V MOS transistors. Click **OK**.

Model File	Section
<input checked="" type="checkbox"/> /tech/process/gpdk090/models/spectre/gpdk090_mos.scs	TT_s1v
<input type="checkbox"/> <Click here to add model file>	


- Now execute **Setup** -> **Stimuli** to assign signals to pins of the inverter.




- In '**Setup Analog Stimuli**' window, select **Global Sources**. Now you can see global power net **vdd!**. Click on **Enabled**, Select **dc** under **Function** and **Voltage** under **Type**. The filled up form for '**vdd!**' will look like the one below. Click **Apply** (it is a must, clicking **OK** will close the window and the value will not be saved).



7. For input pin 'in', we have to set a pulse waveform. The following figure shows the definition of pulse parameters:




For setting signal to input pin 'in', select **Inputs** in **Setup Analog Stimuli** window. Click on **'Enabled'**, select **Function: 'pulse'**, **Type: 'Voltage'**. Parameters for pulse source will be as follows: **Voltage1 = 0V**, **Voltage2 = 1.2V**, **Period = 40n**, **Delay time = 3n**, **Rise time = 3n**, **Fall time = 3n**, **Pulse width = 20n**. Click **Apply** and then click **OK**.




8. Now choose the analysis to be done from **Analyses** -> **Choose**. Select transient (**tran**) analysis to be done. Provide 100n as 'stop time'. (**Analysis: tran, Stop Time: 100n, Accuracy Defaults: moderate**). Click **OK**.







9. Select the output to be plotted by executing **Outputs -> To be plotted -> Select on Design** in the ADE window. Schematic editor window will pop up, select 'out' and 'in' to be plotted and saved. When you select them, you will see colors being assigned to these pins.




10. Your **Analog Design Environment** window should now look like the following:



11. Before closing the Virtuoso Analog Design Environment window, it is a good idea to save design settings in a state file, so we can load it up next time. To do this, execute **Session -> Save State** and save state name in the '**Save As**' field as state inverter. Next time you run Cadence, you can simply load the simulation settings from this file.




12. Now run the simulation by executing **Simulation** -> **Netlist and Run** in the ADE window. The simulation will run and the output will appear in Virtuoso Visualization & Analysis XL window as shown below.



13. Finally, we are going to separate the plots into two sub-graphs. Click on the following icon for splitting graphs.




The final plot should look like the one shown below:



### Definition of rise time, fall time and propagation delay

Three main timing parameters are associated with CMOS devices – rise time, fall time, and propagation delay. Most often, in discussion with regard to these parameters, the system response of an inverter is used. The following figure defines rise time, fall time and propagation delay of a gate with the example of an inverter:




Referring to the above figure, rise time is the time that it takes to charge the output capacitive load. Fall time is the time it takes for the output capacitive load to discharge. The rise and fall time are usually measured from 10% to 90% and from 90% to 10% of the steady state value of a waveform, respectively.

Propagation delay is the time difference between approximately 50% of the input transition and approximately 50% of the output transition.


### Measuring propagation delay using Waveform calculator

Waveform calculator can be used to perform many different measurements and transformations on the waveforms displayed in the waveform window. This includes – computing the average of a waveform (e.g. power) over the entire length of the simulation or in a given period of time, finding the propagation delay of between input and output signals, or addition/subtraction/multiplication/division of waveforms, etc.


1. Execute **Tools -> Calculator** in Virtuoso Visualization & Analysis XL window. 'Virtuoso Visualization & Analysis XL calculator' window will pop-up:




2. Select 'vt'. Go to Schematic editor window and click on input node 'in'. An expression (e.g. VT("/in")) will appear. Copy the expression.




3. In the **Function Panel**, select '**Special functions**' and select '**delay**'.




4. The following window will appear. Put the expression previously obtained in the field 'Signal1'. Do the same for output signal 'out' to fill in the field 'Signal2'.



Fill up the rest of the form as follows:




5. Click **OK**. The following expression should appear:



6. Click on **Evaluate the buffer** icon.

The propagation delay (in seconds) will be displayed in the window.



### Measuring rise time and fall time using Waveform calculator

1. Open the '**delay**' function window under **Waveform calculator** in the same way that you followed for propagation delay measurement. This time both **Signal1** and **Signal2** will be **VT("/out")**.
2. **Threshold value 1 and 2** should be **0.12** (10% of 1.2 V supply) and **1.08** (90% of 1.2 V supply) respectively for 10% to 90% rise time calculation. *These values should be swapped for fall time calculation.*
3. For rise time/fall time calculation, both the **Edge numbers** must be the same.
4. The **Edge types** should be rising for rise time calculation and falling for fall time calculation.

*Example:* Rise time calculation of rising edge 2 for an inverter:



**delay**

Signal1	VT("/out")		
Signal2	VT("/out")		
Threshold Value 1	0.12	Threshold Value 2	1.08
Edge Number 1	2	Edge Number 2	2
Edge Type 1	rising	Edge Type 2	rising
Periodicity 1	1	Periodicity 2	1
Number of occurrences	single	Plot/print vs.	trigger
Start 1	0.0	Start 2 relative to	trigger
Start 2	nil		

OK Apply Defaults Close Help

5. Click **OK** after filling in the form as shown above. The following expression should appear:

vt vf vdc vs os op ot mp vn sp  
it if idc is opt var vn2 zp

Off Family Wave ☒ Clip Append Rectangular

Key ... 709.9E-12

7 8 9 /  
4 5 6 \*  
1 2 3 -  
0 ± . +

## Process Corner Simulation

Re-simulate the circuit using Fast Fast (FF) corner. For this purpose execute **Setup** → **Model Libraries**. Go to section and select **FF\_s1v**. This will select the fast corner model. Re-simulate the circuit and find propagation delay.

spectre0: Model Library Setup

Model File	Section
Global Model Files	
<input checked="" type="checkbox"/> /tech/process/gpdk090/models/spectre/gpdk090_mos.scs	FF_s1v
<input type="checkbox"/> <Click here to add model file>	

## Power Measurement using Waveform Calculator

In this tutorial, we will compute the average power consumed in a circuit for the duration of transient simulation window.

- To do this, make sure that before running simulation you select the **Outputs** → **Save All** option in ADE L window. 'Save Options' window will appear. Under 'Select power signals to output (pwr)' option, put a tick mark in **all** option. Click **OK**.


**Save Options**

Select signals to output (save) ☐ none ☐ selected ☐ lvlpub ☐ lvl ☒ allpub ☐ all


Select power signals to output (pwr) ☐ none ☐ total ☐ devices ☐ subckts ☒ all

2. Then simulate the circuit as usual, by executing **Simulation** -> **Netlist and Run**.


Execute **Tools** -> **Result Browser** in ADE L window. 'Result Browser' window will appear to the left side in 'Virtuoso Analysis and Visualization XL' window.



3. Double-click on **tran**. From the signals list, double-click on **:pwr**




4. The waveform display window will show the “:pwr” (the instantaneous power consumed by the whole circuit) along with ‘in’ and ‘out’ signals.




5. Now, open **Waveform calculator** window. The calculator window appears. Make sure the “Wave” and “Clip” options are selected.



6. Now switch back to the waveform window and left click the mouse once on the power waveform. Then switch back to the calculator window. The buffer window should be filled in as follows:



7. Now select 'average' from 'Special Functions' Menu.



8. The buffer will now look like the following one:



9. Click on **Evaluate the buffer** icon and the average power dissipation in that time window will be displayed (about 1.838 W in this example).



Shortcut key	Tasks performed
w	Add a wire
i	Add an instance
p	Add a pin
l	Add label to a wire
e	Display options
q	Select an object and press q to open 'Edit Object Property' dialogue box
[	Zoom out
]	Zoom in
c	Copy
m	Move
u	Undo
Shift+u	Redo
f	Fit the entire schematic in the window

### Cadence Virtuoso® Schematic Editor L Shortcuts