


数码管显示代码（参考）

```
module counter_LED(
 input clk,
 input enable,
 output [7:0] outsegp
   );

……
……

case (reg4)
        4'b0000 : outseg <= 8'b1011 1111; // 0
        4'b0001 : outseg <= 8'b1000 0110; // 1
        4'b0010 : outseg <= 8'b1101 1011; // 2
        4'b0011 : outseg <= 8'b1100 1111; // 3
        4'b0100 : outseg <= 8'b1110 0110; // 4
        4'b0101 : outseg <= 8'b1110 1101; // 5
        4'b0110 : outseg <= 8'b1111 1100; // 6
        4'b0111 : outseg <= 8'b1000 0111; // 7
        4'b1000 : outseg <= 8'b1111 1111; // 8
        4'b1001 : outseg <= 8'b1110 1111; // 9
        4'b1010 : outseg <= 8'b1111 0111; // A
        4'b1011 : outseg <= 8'b1001 1111; // B
        4'b1100 : outseg <= 8'b1100 1110; // C
        4'b1101 : outseg <= 8'b1011 1101; // D
        4'b1110 : outseg <= 8'b1100 1111; // E
        4'b1111 : outseg <= 8'b1100 0111; // F
        default : outseg <= 8'b0000 0000; // off
    endcase
end
assign outsegp = outseg;
endmodule
```

共阴极/共阳极？