# **Number Representations**

Decimal to unsigned: split into powers of 2 then write from LSB upwards. Unsigned to decimal: add powers of 2.

Representation	Range	Description	Conversion
Unsigned	$[0,2^n-1]$	No negatives	As above
Signed magnitude	$[-(2^{n-1}-1),2^{n-1}-1]$	Top bit is sign of everything	Unsigned, indicate sign
1's complement	Same as signed mag.	Top bit is $-(2^{n-1}-1)$	From unsigned to negative, flip all bits
2's complement	$[-2^{n-1}, 2^{n-1} - 1]$	Top bit is $-2^{n-1}$	From unsigned to negative, flip all bits and add 1
Excess-128	Same as 2's comp.	Number stored as true number + 128	2's complement but with sign bit flipped

Alternate method for unsigned -> negative 2's complement: start from LSB, copy all 0s and first 1, then flip all bits past the first 1.

To subtract, add the negative 2's complement value.

#### **Fixed-Point**

Example: for 4-4 unsigned fixed-point notation (4 integer bits, 4 fractional bits), 4.375 is represented as 01000110.

8	4	2	1	d.p.	1/2	1/4	1/8	1/16
0	1	0	0	d.p.	0	1	1	0

For 2's complement fixed-point, MSB is still  $-2^{n-1}$ , but remember that the rest is positive, so need to add the fractions, not subtract.

## **IEEE Floating-Point**

Single Precision	Double Precision
MSB is sign bit	MSB is sign bit
8 bits of exponent, excess-127	11 bits of exponent, excess-1023
23 bits of mantissa	52 bits of mantissa


Case	Exponent	Mantissa
Normalised	Not all 0 or 1	Anything
Denormalised	All 0	Not 0
Zero	All 0	All 0
Infinity (for x/0)	All 1	All 0
NaN (for 0/0)	All 1	Not 0

Example: single-precision representation of -23.25:

```
-23.25
= -(16 + 4 + 2 + 1 + 0.25)
= -( 1 0 1 1 1 . 0 1 )
= -( 1.0 1 1 1 0 1 * 2^4) (normalised)
4 + 127 = 131 = 1000 0011 (biased exponent)
So, representation is
1 1000 0111 0111 0100 0000 000
sign exponent mantissa
Or, 0xC1BA0000.
Note we don't encode leading 1 in mantissa.
```

# **Boolean Algebra**

AA=A , $A+A=A$	0A=0 , $A+1=1$
(A+B)(A+C) = A+BC	A(B+C) = AB + AC
A(A+B)=A	$\overline{AB}=ar{A}+ar{B}$
$\overline{A+B}=ar{A}ar{B}$	$Aar{B}+ar{A}B=A\oplus B$
$AB + ar{A}ar{B} = \overline{A \oplus B}$	$\overline{A \oplus B} = \bar{A} \oplus B = A \oplus \bar{B}$



# **Combinational Logic**

Half adder just adds two bits together with no cin;  $S=A\oplus B$ ,  $C_{out}=AB$ . Full adder adapts this for cin:  $S=A\oplus B\oplus C_{in}$ ,  $C_{out}=AB+C_{in}(A\oplus B)$ .

Cascade more full adders to make a ripple carry adder, where we chain previous cout to next cin.

*Multiplexer*:  $2^n$  data inputs, 1 output, n select inputs. It picks the data input based on decimal representation of select inputs. To implement arbitrary logic function, idea is to pick correct data inputs based on every combination of select inputs.

Decoder: converts n-bit select input to a logic high of nth output.

*Demux/encoder*: other way around.

## **Sequential Logic**

### **D Flip-Flop**

D input, Q output. On clock rising edge (or on falling edge if bubble), Q set to D. This allows one D flip-flop to remember 1 bit, so n-bit register requires n flip-flops.

For shift registers,

- All flip-flops share CLK.
- Right shift: chain D on right to Q on left.
- Left shift: chain Q on right to D on left.
- Serial can be sent in from first, and parallel out can be read from Q of each flip-flop.

#### **SR Latch**

A 2-input circuit is a SR latch if it has:

- 1. memory state
- 2. set state
- 3. reset state
- 4. 1 bit transition from memory <-> set, and memory <-> reset

Example is cross-coupled NOR gates.  $\bar{Q}$  on same side as S, Q on same side as R. S=1 R=1 invalid.

#### **State Machines**

Set of arrows coming out from each state must be complete.

- 1. Turn state diagram into 2D state table, which has current state (text), next state if each input (e.g. 0 or 1) and output for state.
- 2. Pick an encoding:
  - unsigned: just count up in binary
  - o Gray: 1-bit transitions between each state (00 01 11 10)
  - 1-hot: one bit is high for each state
- 3. Make 1D state table, where you replace each state name with its encoding
- 4. Find boolean expressions for D1, D0, X from Q1, Q0, S (e.g.)
- 5. Draw logic diagram then circuit schematic

Similar process to construct counter circuits. For combination lock, the entire input state doesn't need to be stored every time; can make pure combinational circuit checking if value is expected, and then only store bool value if input matches.

## **AVR CPU**

		ι Γ		1		
(PCINT8/XCK0/T0) PB0 □	1	$\overline{}$	40	Ь	PA0	(ADC0/PCINT0)
(PCINT9/CLKO/T1) PB1 □	2		39	$\vdash$	PA1	(ADC1/PCINT1)
(PCINT10/INT2/AIN0) PB2	3		38	$\vdash$	PA2	(ADC2/PCINT2)
(PCINT11/OC0A/AIN1) PB3	4		37	Þ	PA3	(ADC3/PCINT3)
(PCINT12/OC0B/SS) PB4 □	5		36	Þ	PA4	(ADC4/PCINT4)
(PCINT13/ICP3/MOSI) PB5	6		35	Þ	PA5	(ADC5/PCINT5)
(PCINT14/OC3A/MISO) PB6 □	7		34	Þ	PA6	(ADC6/PCINT6)
(PCINT15/OC3B/SCK) PB7	8		33	$\vdash$	PA7	(ADC7/PCINT7)
RESET	9		32	Þ	<b>ARE</b>	F
VCC □	10		31	Þ	GND	)
GND □	11		30	$\vdash$	<b>AVC</b>	C
XTAL2 □	12		29	Þ	PC7	(TOSC2/PCINT23)
XTAL1 □	13		28	$\vdash$	PC6	(TOSC1/PCINT22)
(PCINT24/RXD0/T3*) PD0 $\square$	14		27	Þ	PC5	(TDI/PCINT21)
(PCINT25/TXD0) PD1 🗆	15		26	Þ	PC4	(TDO/PCINT20)
(PCINT26/RXD1/INT0) PD2	16		25	Þ	PC3	(TMS/PCINT19)
(PCINT27/TXD1/INT1) PD3	17		24	Þ	PC2	(TCK/PCINT18)
(PCINT28/XCK1/OC1B) PD4 $\square$	18		23	Þ	PC1	(SDA/PCINT17)
(PCINT29/OC1A) PD5 $\square$	19		22	Þ	PC0	(SCL/PCINT16)
(PCINT30/OC2B/ICP) PD6	20		21	Þ	PD7	(OC2A/PCINT31)
				J		

Control unit fetches instructions from memory and makes ALU/registers perform next instruction.

ALU constructed out of many ALU bit slices, where each supports many operations on 1 bit at a time: addition, inversion, OR, AND, etc. Chain carry out to next carry in, and function inputs go through all slices. Perform  $B-A=B+\bar{A}+1$  (add 1 to carry in).

To analyse ALU bit slice, follow circuit to see which values are enabled/inverted and which operation is being selected. Make sure to check for carry in.

Position	Name	Description
0	С	carry-out
1	Z	is zero
2	N	is negative, basically just the MSB
3	V	overflow (assuming 2's complement)
4	S	actual sign of outputted value corrected for overflow, $S=N\oplus V$
5	Н	half-carry bit: if there is carry out from first 4
6	Т	test bit
7	I	global interrupts enabled? (sei to set, cli to clear)

# C and AVR Assembly

GP: r0-r31, 8 bits wide. X is r27:r26, Y is r29:r28, Z is r31:r30. 64 I/O, 160 external I/O. Write DDR bit high for output and low for input; read from PIN and write to PORT.

## **Assembly**

1d/st for memory <-> register, in/out for I/O register <-> register.
clr clears, ser sets. inc/dec to increment/decrement.
1di rd, num for r16-r31 puts number in rd. mov rd, rr does rd = rr.

1d rd, Y loads rd with value pointed to by Y
1d rd, Y+ loads rd with value pointed to by Y and increments Y afterward
1d rd, -Y decrements Y first and then loads rd with value pointed to by Y
1dd rd, Y+q loads rd with value pointed to by (Y+q) no incrementing; only for Y and Z.
above is very similar for st Y, rr, st Y+, rr, st -Y, rr and std Y+q, rr.
remember to clr YH or equivalent if you don't need it.

use 1ds and sts with the definitions in the include file when r/w to the extended io registers. when using 1di to load 16-bit value, use 1ow(num) and high(num) like 1di r16, 1ow(9999).

push rd: save value of rd onto stack


pop rr: pop top value of stack and save it to rr

cpi rr, num is very useful: compares value of register with literal num, for use with brxx

#### **Conditional Branch Summary**

Test	Boolean	Mnemonic	Complementar y	Boolean	Mnemonic	Comment
Rd > Rr	Z•(N ⊕ V) = 0	BRLT <sup>(1)</sup>	Rd ≤ Rr	Z+(N ⊕ V) = 1	BRGE*	Signed
Rd ≥ Rr	(N ⊕ V) = 0	BRGE	Rd < Rr	(N ⊕ V) = 1	BRLT	Signed
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Signed
Rd ≤ Rr	Z+(N ⊕ V) = 1	BRGE <sup>(1)</sup>	Rd > Rr	Z•(N ⊕ V) = 0	BRLT*	Signed
Rd < Rr	(N ⊕ V) = 1	BRLT	Rd ≥ Rr	(N ⊕ V) = 0	BRGE	Signed
Rd > Rr	C + Z = 0	BRLO(1)	Rd ≤ Rr	C + Z = 1	BRSH*	Unsigned
Rd ≥ Rr	C = 0	BRSH/ BRCC	Rd < Rr	C = 1	BRLO/BRCS	Unsigned
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Unsigned
Rd ≤ Rr	C + Z = 1	BRSH <sup>(1)</sup>	Rd > Rr	C + Z = 0	BRLO*	Unsigned
Rd < Rr	C = 1	BRLO/BRCS	Rd ≥ Rr	C = 0	BRSH/BRCC	Unsigned
Carry	C = 1	BRCS	No carry	C = 0	BRCC	Simple
Negative	N = 1	BRMI	Positive	N = 0	BRPL	Simple
Overflow	V = 1	BRVS	No overflow	V = 0	BRVC	Simple
Zero	Z = 1	BREQ	Not zero	Z = 0	BRNE	Simple

Note: Interchange Rd and Rr in the operation before the test, i.e., CP Rd,Rr  $\rightarrow$  CP Rr,Rd.



Operation	How
2's comp. negation	<ol> <li>com all</li> <li>add 1 to whole quantity</li> </ol>
Addition	<ol> <li>add least significant</li> <li>adc the others going up</li> </ol>
Division by 2	If 2's complement, asr most significant Else if unsigned, 1sr most significant Finally ror the others going down
Multiplication by 2	1s1 least significant then [ro1] the others going up.  Doesn't matter if signed

RESET	External Pin, Power-on Reset, Brown-out Reset,	TIMER0_COMPA	Timer/Counter0 Compare Match A
	Watchdog Reset, and JTAG AVR Reset	TIMER0_COMPB	Timer/Counter0 Compare match B
INT0	External Interrupt Request 0	TIMER0 OVF	Timer/Counter0 Overflow
INT1	External Interrupt Request 1	SPI STC	SPI Serial Transfer Complete
INT2	External Interrupt Request 2	USARTO RX	USART0 Rx Complete
PCINT0	Pin Change Interrupt Request 0	USARTO UDRE	·
PCINT1	Pin Change Interrupt Request 1		USARTO Data Register Empty
PCINT2	Pin Change Interrupt Request 2	USART0_TX	USART0 Tx Complete
PCINT3	Pin Change Interrupt Request 3	ANALOG_COMP	Analog Comparator
WDT	Watchdog Time-out Interrupt	ADC	ADC Conversion Complete
	,	EE_READY	EEPROM Ready
TIMER2_COMPA	Timer/Counter2 Compare Match A	TWI	two-wire Serial Interface
TIMER2_COMPB	Timer/Counter2 Compare Match B	SPM_READY	Store Program Memory Ready
TIMER2_OVF	Timer/Counter2 Overflow	USART1_RX	USART1 Rx Complete
TIMER1_CAPT	Timer/Counter1 Capture Event	USART1 UDRE	USART1 Data Register Empty
TIMER1_COMPA	Timer/Counter1 Compare Match A	USART1 TX	USART1 Tx Complete
TIMER1_COMPB	Timer/Counter1 Compare Match B	TIMER3 CAPT <sup>(3)</sup>	Timer/Counter3 Capture Event
TIMER1_OVF	Timer/Counter1 Overflow	TIMER3 COMPA <sup>(3)</sup>	Timer/Counter3 Compare Match A
TIMER0_COMPA	Timer/Counter0 Compare Match A	TIMER3 COMPB <sup>(3)</sup>	Timer/Counter3 Compare Match B
TIMER0_COMPB	Timer/Counter0 Compare match B	TIMER3 OVF(3)	Timer/Counter3 Overflow
TIMER0 OVF	Timer/Counter0 Overflow		

If needed, remember to push r16; in r16, SREG; push r16 and then pop r16; out SREG, r16; pop r16 at beginning and end of ISR. Return using reti. C ISRs require ISR macro in #include <avr/interrupt.h>.

To fully set up interrupts, need to write an ISR, sei, write 1 to specific flag in interrupt mask register, and write 1 to interrupt flag.

## **Assembly Process and Linking**


call, jmp, lds and sts are the only 32-bit instructions for AVR. The rest take up 1 cell.

- .dseg , .cseg , .eseg : changes to specified segment. Default is .cseg .
- .byte n reserves n bytes of space, must be in .dseg.
- .db and .dw define 1 byte / 1 word (16-bit) in .cseg / .eseg.
- .def temp=r16 is alias for registers, .equ sreg=0x3f for constants, mutable. .set immutable
- .org num sets location counter for current segment to num.

OPERATOR	ASSOCIAVITY		
		&	left-to-right
() []>	left-to-right	<u> </u>	left-to-right
++ +- ! ~ (type) * &	right-to-left	right to left	
sizeof	right to left		left-to-right
* / %	left-to-right	I	icit to right
- 7 78		&&	left-to-right
+ -	left-to-right	- AG	
	16. 11.	H H	left-to-right
<< >>	left-to-right	?:	right-to-left
	left-to-right	= += -= *= /= %= &r= \=	right-to-left
< <= >>=	icit to right	= <<= >>=	right-to-left
== !=	left-to-right	,	left-to-right

## **Timers/Counters**

$$ext{OCR1A} = rac{f_{sys}}{ ext{PRE}*f_{osc}} - 1$$



Usually DP is MSB on left, then G through to A, where A is LSB.

#### For **PWM**:

freq to clock period with 1MHz clock: 1,000,000 / freq duty cycle (%) to pulse width: dutycycle\*clockperiod/100 then OCR1B = pulse\_width - 1; OCR1A = clock\_period - 1;

### **USART**

$$ext{UBRRn} = rac{f_{osc}}{16 \cdot ext{BAUD}} - 1$$

where BAUD is baud rate e.g. 9600. Usually use asynchronous normal mode.

Frame is initially at logic 1, then start bit is 0, then write 5-9 data bits, then one parity bit, then 1 or 2 stop bits, then back to logic 1. Parity bit is set to either make total amount of high bits even or odd. Can detect if 1 bit has been flipped, but not 2 bits flipped or which one has been flipped.

## **Data Storage and Transfer**

$$\begin{aligned} \text{avg access time} &= \frac{\text{e-e seek time}}{3} + \frac{\text{rot. time}}{2} \\ \text{rot. time} &= \frac{60}{\text{speed (rpm)}} \\ \text{total wasted space} &= \text{no. files on disk} \times \frac{\text{block size}}{2} \end{aligned}$$

Туре	Max. Transfer Speed
PCI 1	32 bits @ 33MHz = 132 MBytes/sec
PCI 2.2	64 bits @ 66MHz = 528 MBytes/sec
PCle x1	2 Gbits/sec
PCle x16	32 Gbits/sec (2 Gbits * 16)
PCle 2.0 x1	4 Gbits/sec
PCle 2.0 x16	64 Gbits/sec
USB 1.0 (low-speed)	1.5 Mbits/sec
USB 1.1 (full-speed)	12 Mbits/sec
USB 2.0 (hi-speed)	480 Mbits/sec
USB 3.0 (super-speed)	5 Gbits/sec

Latency: what's the time taken for one instruction to come out after it goes in pipeline? Throughput: how often can you get one instruction in?

For  $2^n$  cells,  $address\ width = n - (\log_2 data\ width - \log_2 8)$ , where 8 is number of bits in byte. From data width = 8, every time you double data width, decrement address width.