Name: Duc Anh Nguyen

Course: Computer Engineering with lab

Date: 9.22.2022

Lab Report 1

Introduction: The goal of this lab is to create basic process components, which include and gate, multiplexer, sign extender, program counter, and shift left gate. Moreover, test benches are needed to verify the function of these components.

Procedure:


1. A brief description (a sentence or two) of what each component does:

a. AND2: It is an and gate with 2 inputs and 1 output with a basic truth table in the picture below.

Α	В	Output
0	0	0
0	1	0
1	0	0
1	1	1


- **b.** MUX5: It is a logic circuit designed to switch between input lines to the output. In this lab, we will only design a 2 to 1 mux with different bits of inputs/outputs. This multiplexer has 5 bits inputs/outputs.
- **c.** MUX64: It is a logic circuit designed to switch between input lines to the output. This multiplexer has 64 bits inputs/outputs.
- d. SignExtend: It is a component that increase the numbers of bits in a representation of a integers in two's complements. In this case, we are extending 32 bits to 64 bits two's complements.
- e. ShiftLeft2: It is a component that shift the numbers of bits in a number by two to the left. It is a 64-bit component.
- f. Program Counter: It is a 64-bit program counter that fetch the next address during the rising edge of the clock signal. It also includes a write-enable function, which is enable/disable inputting address, and a asynchronous reset to reset the program counter back to 0.
- 2. A brief explanation of your choices for modeling type (dataflow, behavioral, structural)
 - I choose behavioral modeling type because it is better to describer these components in sequence, and within a process to design my test benches. All the components are being designed using behavioral modeling.
- 3. Waveforms obtained by simulating your testbenches with brief descriptions for all the entities.

a. AND2: Basic AND gate which follow the truth table in part II.




b. MUX5: This is 5 bit 2 to 1 multiplexer test bench. I assign in 0 with "11111" which will be "1F" in hexadecimal, and in 1 with "00001" which will be "01" in hexadecimal. In the figure, when the sel line switch to 0, the output will be in 0 and

vice versa.




c. MUX64: This is 5 bit 2 to 1 multiplexer test bench. I assign in0 with "000000000001234" hexadecimal, and in1 with "FFFF000000000000" in hexadecimal. In the figure, when the sel line switch to 0, the output will be in0 and

vice versa.




d. SignExtend: In every 100 ns, I assign a different value for x. For the first 100 ns, I assign "00000001" in hexadecimal, which got turned into "0000000000000001" by the components. For the second 100 ns, I assign "F0000000" in hexadecimal, which

got turned into "FFFFFFFF0000000" by the components.



 into "00000000000003C".



"0000000000000000", but the value of AddressOut does not change.

