

**Name:** Duc Anh Nguyen


**Course:** EE126

**Date:** 10.24.2022

### Lab Report 3

#### I. Introduction:

- The goal of this lab is to implement the pipeline LEGv8 CPU in this figure without a hazard detection or data-forwarding unit. Moreover, it used the previous implementation of the single-cycle CPU from the previous lab.



## II. Procedure:

- These are the instructions that is going to be implemented in this lab

```
ADD X11, X9, X10      100010110000010100000000100101011
STUR X11, XZR, 0      1111100000000000000000001111101011
SUB X12, X9, X10      110010110000010100000000100101100
STUR X11, [XZR, 0]    1111100000000000000000001111101011
STUR X12, [X12, 8]    111110000000000001000000110001100
STUR X12, [X12, 8]    111110000000000001000000110001100
ORR X21, X19, X20     1010101000001010000000001001110101
NOP
NOP
STUR X21, [XZR, 0]    1111100000000000000000001111110101
NOP
NOP
NOP
NOP
LSR X21, X19, X20     110100110101010000000001001110101
```

- The contents of the register and memory:

### Registers

```
$X9  - 0x00000000000000010
$X10 - 0x00000000000000008
$X11 - 0x00000000000000002
$X12 - 0x0000000000000000A
$X19 - 0x00000000CEA4126C
$X20 - 0x000000001009AC83
$X21 - 0x00000000000000000
$X22 - 0x00000000000000000
```

### DMEM

```
DMEM(0x0)  - 1
DMEM(0x8)  - 2
DMEM(0x16) - 3
DMEM(0x24) - 4
```

DMEM values  
are in Hex.

- To understand the pipeline during each cycle, I have drawn the cycles of these instructions to understand how the pipeline registers communicate with each other.


	1	2	3	4	5	6	7	8	9	10	11	12	13
ADD X11, X9, X10	IF	ID	EX	MEM	WB								
STUR X11, [X2R, 0]		IF	ID	EX	MEM	WB							
SUB X12, X9, X10			IF	ID	EX	MEM	WB						
STUR X11, [X2R, 0]				IF	ID	EX	MEM	WB					
STUR X12, [X12, 8]					IF	ID	EX	MEM	WB				
STUR X12, [X12, 8]						IF	ID	EX	MEM	WB			
ORR X21, X19, X20							IF	ID	EX	MEM	WB		
NOP													
NOR													
STUR X21, [X2R, 0]													
XOR													
NOP													
XOP													
NOR													

IF ID


	10	11	12	13	14	15	16	17	18	19	20
STUR X21, [X2R, 0]	IF	ID	EX	MEM	WB						
XOR											
NOP											
XOP											
NOR											
LSR X21, X19, X20											

IF ID EX MEM WB

- In the upper figure, the data dependencies are colored in orange and the arrow will point out next instructions that is going to be affected by the data dependencies.
- Let's analyze the first data hazard with the register X11 in instruction 1, 2, and 3.
- In instruction 1, X11 is going to be the destination source of X9 and X10. However, the results are not going to be written until cycle 5 in the WB stage, which results in instructions getting the wrong value of X11 in the next instruction.
- The results of X11 of instruction 1 should be 18 as  $X_{10} + X_9 = 18$




- In the above figure, in the MEM stage of instruction 2 at cycle 5, the address, MEM\_aluresult, and the write data, in which MEM\_RD2, is not what we expected it to be as the write data should be the new value of X11, which is 18.




- Now in instruction 4, during the EX-stage at cycle 6 and MEM stage at cycle 7, the value of X11 has passed through the WB stage at cycle 5. Therefore, the new value of the instruction load into address should be correct



- The next data hazard is going the dependencies of X12 in instruction 3, 5, and 6, which is like the problem of X11 dependencies.
- The value of new X12 is  $X9 - X10 = 10 - 8 = 8$  (hexadecimal)
- As instruction 4 depends on the instruction 3 to finish writing into register X12 during cycle 7, it fetches the old value of X12 in the EX-stage and MEM stage, illustrated by the blue markup of the figure below.




- In instruction 6, the EX and MEM stage fetch the new values of X12 as instruction 3 finishes its WB stage. We can see those values below.



- These are cycle 7 and 8 of instruction 3 and 4 in the figure below. The blue markup is the changes to X12 by instruction 3 with its new value, and the yellow markup is the changes to the memory contents with the new value of X11 for instruction 4





- The next data dependency is register X21 for instruction 7, 10, and 17, but because NOP has been applied to prevent data hazard, there should not be any wrong value being stored.



- [illegible]

- the results at cycle 19.

