

Name: Duc Anh Nguyen

Course: EE126

Date: 10.24.2022


## Lab Report 5

### I. Introduction:


- The goal of this lab is to overcome data hazard using forwarding and stalling. The main implementation is to install the control unit and the hazard detection unit.

### II. Procedure:

Figure 1:




- Figure 2:




- In Figure 2: the large blue markup is at cycle 4, and it send a signal to the PC and IFID pipeline register to stop writing on clock cycle and send nop instruction to another pipeline. That's why it is low
- In the small markup, after stalling for one cycle, the forwarding unit start forwarding both Rn and Rm of the ALU for instruction 2.

Figure 3:



- In cycle 5, the new data of X9 have to be moved from the MEMWB register, that's why the value of ForwardA and ForwardB are 1.

Figure 4:



- Similarly, in cycle 5, the data will be transferred from the EXMEM register back to the ALU


The timing diagram displays the behavior of the tb\_pipelinecpu1 component. Key signals and their values are as follows:

- tb\_clk**: A periodic clock signal.
- tb\_rst**: A reset signal that is high initially and then transitions to low.
- tb\_DEBUG\_FORWARDA**: A signal that transitions from 1 to 2 at approximately 1111 ns.
- tb\_DEBUG\_FORWARDB**: A signal that transitions from 1 to 2 at approximately 1111 ns.
- tb\_DEBUG\_PC**: A signal that transitions from 0000000000000000 to 0000000000000010 at approximately 1111 ns.
- tb\_DEBUG\_PC\_WRITE\_ENABLE**: A signal that transitions from 0 to 1 at approximately 1111 ns.
- tb\_DEBUG\_INSTRUCTION**: A signal that transitions from C809014B to F80083EB at approximately 1111 ns.
- tb\_DEBUG\_TMP\_REGS**: A signal that transitions from 0000000000000000 to 0000000000000000 at approximately 1111 ns.
- tb\_DEBUG\_SAVED\_REGS**: A signal that transitions from 0000000000000000 to 0000000000000000 at approximately 1111 ns.
- tb\_DEBUG\_MEM\_CONTENTS**: A signal that transitions from 0000000000000000 to 0000000000000000 at approximately 1111 ns.

A yellow vertical line is positioned at 1111 ns, and a blue oval highlights the signal transition in the tb\_DEBUG\_FORWARDA signal.


- 2.

Figure 6:



- For the STUR instruction, Rn does not have to forward, that's why ForwardA is 0. However, Rm has to be forwarded from the EX stage.
- You can also see below that the value of X9 has been updated to 2

Figure 7:



- For the last STUR instruction, Rm has to be moved from the MEM staged, so forward has to be 1.

Timing diagram showing signals for `tb_pipelinecpu1`. The diagram includes signals for clock (`tb_clk`), reset (`tb_rst`), debug forward A (`tb_DEBUG_FORWARDA`), debug forward B (`tb_DEBUG_FORWARDB`), debug PC (`tb_DEBUG_PC`), debug PC write enable (`tb_DEBUG_PC_WRITE_ENABLE`), debug instruction (`tb_DEBUG_INSTRUCTION`), debug temporary registers (`tb_DEBUG_TMP_REGS`), debug saved registers (`tb_DEBUG_SAVED_REGS`), and debug memory contents (`tb_DEBUG_MEM_CONTENTS`). A yellow circle highlights a '1' in the `tb_DEBUG_FORWARDB` signal. A yellow oval highlights a transition in the `tb_DEBUG_TMP_REGS` signal. A yellow line marks a specific time point.

- After cycle 10, the forwarding unit would receive a NOP instruction, so that's why both ForwardA and ForwardB has become 0.
- The yellow markup is the final value of all the temporary registers.



[illegible]

- [illegible]

Figure 10:

