

Name: Duc Anh Nguyen

Course: Computer Engineering with lab

Date: 9.22.2022

Lab Report 1

Introduction: The goal of this lab is to create basic process components, which include and gate, multiplexer, sign extender, program counter, and shift left gate. Moreover, test benches are needed to verify the function of these components.

Procedure:

1. A brief description (a sentence or two) of what each component does:

- a. AND2: It is an and gate with 2 inputs and 1 output with a basic truth table in the picture below.


2 - input AND gate



A	B	Output
0	0	0
0	1	0
1	0	0
1	1	1


- b. MUX5: It is a logic circuit designed to switch between input lines to the output. In this lab, we will only design a 2 to 1 mux with different bits of inputs/outputs. This multiplexer has 5 bits inputs/outputs.
 - c. MUX64: It is a logic circuit designed to switch between input lines to the output. This multiplexer has 64 bits inputs/outputs.
 - d. SignExtend: It is a component that increase the numbers of bits in a representation of a integers in two's complements. In this case, we are extending 32 bits to 64 bits two's complements.
 - e. ShiftLeft2: It is a component that shift the numbers of bits in a number by two to the left. It is a 64-bit component.
 - f. Program Counter: It is a 64-bit program counter that fetch the next address during the rising edge of the clock signal. It also includes a write-enable function, which is enable/disable inputting address, and a asynchronous reset to reset the program counter back to 0.
2. A brief explanation of your choices for modeling type (dataflow, behavioral, structural)
- I choose behavioral modeling type because it is better to describer these components in sequence, and within a process to design my test benches. All the components are being designed using behavioral modeling.
3. Waveforms obtained by simulating your testbenches with brief descriptions for all the entities.

- a. AND2: Basic AND gate which follow the truth table in part II.




- b. MUX5: This is 5 bit 2 to 1 multiplexer test bench. I assign in0 with “11111” which will be “1F” in hexadecimal, and in1 with “00001” which will be “01” in hexadecimal. In the figure, when the sel line switch to 0, the output will be in0 and

vice versa.



- c. MUX64: This is 5 bit 2 to 1 multiplexer test bench. I assign in0 with “0000000000001234” hexadecimal, and in1 with “FFFF000000000000” in hexadecimal. In the figure, when the sel line switch to 0, the output will be in0 and

vice versa.




- d. SignExtend: In every 100 ns, I assign a different value for x. For the first 100 ns, I assign “00000001” in hexadecimal, which got turned into “0000000000000001” by the components. For the second 100 ns, I assign “F0000000” in hexadecimal, which

The screenshot displays the Questa Sim-64 10.7c software environment. The top menu bar includes File, Edit, View, Compile, Simulate, Add, Wave, Tools, Layout, Bookmarks, Window, and Help. Below the menu is a toolbar with icons for file operations, simulation control, and viewing options. The main workspace is divided into several panes. On the left, there's a 'Design Unit' pane showing a hierarchical tree of components like 'B_sigenrand', 'std_logic_1164', and 'numeric_std'. In the center, a large blue area represents the design hierarchy or waveform viewer. On the right, a 'Waveform' pane shows a signal trace for 'B_x' and 'B_y' over time, with a yellow vertical cursor at 200 ns. The bottom status bar indicates the current time is 0 ns to 250 ns, the project is 'lib_sigenrand', and the device is 'Virtex-4'.

- e. ShiftLeft2: In the first 100 ns, I assign x with “0000000000000001” in hexadecimal, and the number being shifts left into “0000000000000004”. In the second 200 ns, I assign x with “000000000000000F” in hexadecimal, and the number being shifts left

into “0000000000000003C”.



- f. Program Counter: This is a program counter which increment by one every 100 ns. Before the blue markers, I set rst and write_enable to an active-high state, which allow the components to write the address. The initial address is “0000000000000000” in hexadecimal and count up to “0000000000000002”. At the blue marker, when rst is pulled low, AddressOut being set to “0000000000000000”. At the purple marker, rst returns to its active-high state, and AddressOut receives the next address from AddressIn which is “0000000000000003”. At the red marker, when write_enable being pulled low, AddressIn has been incremented to

“00000000000000004”, but the value of AddressOut does not change.

