

Name: Duc Anh Nguyen

Course: Computer Engineering with lab

Date: 10.7.2022

Lab Report 2

Introduction: The goal of this lab is continuing the process of building components of LEGv8. The components for this lab are ALU, ADD, ALU control, Registers, Instruction memory, and data memory. Moreover, test benches are required to verify the functionality of the components.

Procedure:

1. Components 1: Adder

- The adder is the basic arithmetic unit for the ALU, which will control the two operations of ALU, add and subtract
- By using structural behavior, a 64-bit adder can be built by using n-1 ripple full adder. I basically build a 2-bit half adder and a 2-bit full adder and use those components to build the 64-bit full adder
- These are the test case for my adder:
 - Set $a = X \text{ "000000000000FFFF"}$ and $b = X \text{ "0000000000001111"}$, Answer should be $X \text{ "11110"}$
 - Set $a = X \text{ "000000000000EEEE"}$ and $b = X \text{ "0000000000002222"}$, Answer should be $X \text{ "31110"}$

2. Components 2: ALU control


- ALU control basically follows the following operation code and operation

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	pass input b
1100	NOR

3. Components 3: ALU

- ALU will be following the ALU control lines in the previous components to perform certain operation. Moreover, it will give different output depends on the operation
- It performs 5 operations: ADD, OR, AND, SUBTRACT, pass input b, and NOR.
- These are the test cases for my ALU:
 - There will be a constant value for input 0: $X \text{ "000000000000FFFF"}$ and input 1: $X \text{ "0000000000001111"}$


- For operation AND, the answer should be X"0000000000001111"
- For operation OR, the answer should be X"000000000000FFFF"
- For operation ADD, the answer should be X"00000000000011110"
- For operation SUBTRACT, the answer should be X"000000000000EEEE"
- For operation "pass input b", the answer should be X"0000000000001111"
- For operation NOR, the answer should be X"FFFFFFFFFFFF0000"



4. Components 4: Data memory

- The data memory is basically the memory that contains the data for the application. It can read or write into memory depends on the user by triggering the Read or Write Enable signal
- The data memory has the maximum capacity of 1 KB

- c. The test cases involve me trying to write X"000000000000FFFF" into X"0000000000000008" and reading from it




5. Components 5: CPU Control

- a. It basically generating signals for the CPU to know which instruction or operation are being use.

6. Components 6: Instruction Memory

- a. Like Data Memory, the Instruction Memory allocates the memory in where we user writes the program. We cannot write into the Instruction Memory, but we can read from it. It shares similarities with ROM.
- b. I put a few different values on the main code at address (0) and read from it.



7. Components 7: Registers

- The registers follow the architecture of LEGv8 and contains 32 registers with 64-bits wide. The design of the register can help user write or read from these registers
- The test cases involving me trying to read and write from the registers. In the last cases, I attempted to write onto the XZR or X31 and receive an error message from Questasim

