
CO326 Computer Systems interfacing through computer busses XT and ISA Buses


Kamalanath Samarakoon


Early PC Processor Circuitry




19/04/2004

PC/XT: X-Bus and Support Circuitry





A Motherboard



PC-XT Mother Board

- 8088 Processor
- PC Bus (XT) 62 Lines
 - Data
 - 8 bit
 - Address
 - 20 bit address 1MB Max for Memory and I/O
 - Power (4 lines)
 - Control
 - IRQ (6 lines)
 - DMA(4 lines)

8 Bit XT Bus

8-Bit ISA Bus connector

			1	
GND	B 1		A 1	I/O CH CK
RESET DRV	B 2		A 2	Data 7
+5V	B 3	\Box	A 3	Data 6
IRQ 2	B 4	\perp	A 4	Data 5
-5V	B 5	\perp	A 5	Data 4
DRQ 2	B 6		A 6	Data 3
-12V	B 7		A 7	Data 2
Reserved, NC	B 8		A 8	Data 1
+12V	B 9		A 9	Data 0
GND	B 10		A 10	VO CH RDY
MEMW	B 11		A 11	AEN
MEMR	B 12		A 12	Addr 19
IOW	B 13		A 13	Addr 18
IOR	B 14		A 14	Addr 17
DACK 3	B 15		A 15	Addr 16
DRQ 3	B 16		A 16	Addr 15
DACK 1	B 17		A 17	Addr 14
DRQ 1	B 18		A 18	Addr 13
DACK 0	B 19		A 19	Addr 12
CLK	B 20		A 20	Addr 11
IRQ 7	B 21		A 21	Addr 10
IRQ 6	B 22		A 22	Addr 9
IRQ 5	B 23		A 23	Addr 8
IRQ 4	B 24		A 24	Addr 7
IRQ 3	B 25		A 25	Addr 6
DACK 2	B 26		A 26	Addr 5
T/C	B 27		A 27	Addr 4
ALE	B 28		A 28	Addr 3
+5V	B 29		A 29	Addr 2
osc	B 30		A 30	Addr 1
GND	B 31		A 31	Addr 0

1	GND RESET	IO CHK
2	RESET	
3	+5V	
4	IRQ9	
5	-5V	
6	DRQ2	
7	-12V	
8	OWS	
9	+12V	
10	GND	IO RDY
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 22 23 24 25 26 27 27 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	MEMW	AEN
12	MEMR	
13	ЮW	
14	<u> IOR</u>	
15	DACK3	
16	DRQ3	
17	DACK1	
18	DRQ1	
19	DACK0	
20	CLOCK	
21	IRQ7	
22	IRQ6	
23	IRQ5	
24	IRQ4	
25	IRQ3	
26	DACK2	
27	T/C	
28	ALE	
29	+5V	
30	OSC	
31	GND	

D0-D7

ISA Bus Connector Contains

8- bit Data Bus

Demultiplexed 20-bit address Bus

I/O and Memory Control Signals

Interrupt Request Lines (IRQ2->IRQ9) A0-A19

DMA channels 1-3 Control Signals

Power, RESET and misc. signals

8 Bit XT Bus

Bit ISA Bus connector

Pin# IO CHK +5V IRO9 IO RDY **AEN** 13 16 26 27 28 29 +5V**30** 31 **GND**

•IRQ Interrupt request

D0-D7

ISA Bus Connector Contains

8- bit Data Bus

Demultiplexed 20-bit address Bus

I/O and Memory Control Signals

Interrupt Request Lines (IRQ2->IRQ9) A0-A19


DMA channels 1-3 Control Signals

Power, RESET and misc. signals

8 Bit Bus Interface

- •4, 8-bit latches interfaced using an ISA interface for 32 bit parallel data.
- •74LS244 buffers used to ensure only one lower power TTL load on the bus.
- •Loading is important as many cards can be connected on the bus.
- •The DIP switch can be used to change the address thus avoiding address conflicts with other cards in the system.
- •16-bit ISA bus has an additional connector attached behind the 8-bit connector.
- •Although 8 additional data bits, D8-D15, are available, the features most often used are the additional interrupt request and DMA request signals.


ISA Bus Connector



16-bit connector


1	MCS16	BHE
2	ĪOCS16	A23
3	IRQ10	A22
4	IRQ11	A21
5	IRQ12	A20
6	IRQ15	A19
7	IRQ14	A18
8	DACK0	A17
9	DRQ0	MEMR
10	DACK5	$\overline{\text{MEMW}}$
11	DRQ5	D8
12	DACK6	D9
13	DRQ6	D10
14	DACK7	D11
15	DRQ7	D12
16	+5V	D13
17	MASTER	D14
18	GND	D15

Basic architecture of ISA bus Interface




A Generic ISA-Bus Interface Card Design

The basic block diagram of an ISA-Bus interface includes buffers (to isolate the card from the ISA Bus), Address and control decoding (to make sure the card responds to the desired bus condition) and the stuff being controlled (memory or other devices).



Design an address decoder that generate logic level 1 when the address is FF03h



1. To design an interface card for address FF00h, FF01, FF02h, FF03h what is the suitable base address?

2. How many address lines should be connected to the address decoder?

3. How many address lines should be connected to the I/O device?

4. If the data bus is 8 bit how many bits can be input or output in this circuit?

5. Change the above address decoder such that the effective address can be set using dip switches.

