Department of Electronic & Telecommunication Engineering

University of Moratuwa, Sri Lanka



EN2111 Electronic Circuit Design

UART Implementation in FPGA

Group 27

220511N Ranaweera R.P.D.D.H.

220514C Ransika L.G.C.

220528X Rathnayake R.M.T.N.B.

Date: August 4, 2025

Contents

1	Introduction	2		
2	UART Protocol Overview 2.1 Frame Format			
3	RTL Design & Code 3.1 Top-Level Architecture	3		
4	Testbench & Code 4.1 Testbench Structure			
5	Simulation Results 5.1 Waveform Analysis			
6	FPGA Implementation 6.1 Target Board and Toolchain	12		
7	Hardware Verification 7.1 On-Board Loopback Test			
8	Discussion 1			
9	Conclusion 1			

1 Introduction

UART (Universal Asynchronous Receiver/Transmitter) is a simple way to send data between two digital devices. It sends one bit at a time over a single wire. Many devices, such as computers and microcontrollers, use UART to talk to each other.

In this assignment, we build a UART transceiver on an FPGA. We write hardware code in Verilog, test it in simulation, and run it on real boards. We show data transmission using LEDs. This work helps us learn about digital design and serial communication.

2 UART Protocol Overview

2.1 Frame Format

Each UART frame starts with a **start bit** (logic 0), followed by eight data bits (sent least significant bit first), an **even parity bit**, and a **stop bit** (logic 1). The start bit alerts the receiver that a byte is coming. The parity bit makes the total number of 1s (in data + parity) even. The stop bit returns the line to idle high and marks the end of the frame.

2.2 Baud-rate Calculation and Clock Constraints

To send data at a fixed speed (baud rate), we divide the system clock to create a timing tick for each bit. In here, with a 50 MHz clock and a target baud rate of 115200 baud:

$$CLKS_PER_BIT = \frac{50 \times 10^6}{115200} \approx 434.$$

This value (434) tells our design how many 50 MHz clock cycles to wait between each bit. We use this same count in both the transmitter and receiver to stay in sync.

3 RTL Design & Code

3.1 Top-Level Architecture

The top-level design contains three modules:

- Baud-Rate Generator produces one tick per serial bit
- UART Transmitter sends bytes with start, data, parity, stop
- UART Receiver samples bits, checks parity, outputs valid data

3.2 Baud-Rate Generator

This divides a 50 MHz clock to 115 200 band by counting 434 cycles/bit:

```
// Baud rate generator module for 115200 baud
1
    module baudrate (
2
        input wire clk_50m,
                                                   // 50 MHz clock input
3
        output reg Rxclk_en,
                                                   // Receiver clock enable output
                                                   // Transmitter clock enable output
        output reg Txclk_en
    );
6
        parameter CLKS_PER_BIT = 434;
                                                   // Number of 50 MHz clock cycles per
         → bit at 115200 baud (50e6 / 115200 434)
        reg [9:0] counter = 0;
                                                   // 10-bit counter to track clock cycles
8
         \rightarrow (up to 1023, sufficient for 434)
                                                   // Sequential logic triggered on the
        always @(posedge clk_50m) begin
10
             positive edge of the 50 MHz clock
             counter <= counter + 1;</pre>
                                                   // Increment the counter on each clock
11
             if (counter == CLKS_PER_BIT - 1) begin // Check if counter reaches one
12
             → baud period (433 cycles)
                                                   // Reset counter to 0 to start a new
                 counter <= 0;</pre>
13
                 → baud period
                 Rxclk_en <= 1'b1;</pre>
                                                   // Set receiver clock enable high for
14

→ one cycle

                 Txclk_en <= 1'b1;</pre>
                                                   // Set transmitter clock enable high
15

    → for one cycle

             end else begin
16
                 Rxclk_en <= 1'b0;</pre>
                                                   // Keep receiver clock enable low
17
                  \hookrightarrow otherwise
                 Txclk_en <= 1'b0;</pre>
                                                   // Keep transmitter clock enable low
18
                  \rightarrow otherwise
             end
        end
20
    endmodule
21
```

Listing 1: Baud-Rate Generator

3.3 Transmitter (uart_tx.v)

The FSM walks through: IDLE \rightarrow START \rightarrow DATA \rightarrow PARITY \rightarrow STOP \rightarrow CLEANUP.

```
// UART Transmitter with even parity
1
    module uart_tx (
2
        input wire i_Clock,
3
        input wire i_Tx_DV,
4
        input wire [7:0] i_Tx_Byte,
        output wire o_Tx_Active,
6
        output reg o_Tx_Serial,
        output wire o_Tx_Done
8
    );
9
        parameter CLKS_PER_BIT = 434;
10
11
        parameter s_IDLE
                                   = 3'b000;
```

```
parameter s_TX_START_BIT = 3'b001;
12
        parameter s_TX_DATA_BITS = 3'b010;
13
        parameter s_TX_PARITY
                                    = 3'b011;
14
        parameter s_TX_STOP_BIT
                                    = 3'b100;
15
                                    = 3'b101;
        parameter s_CLEANUP
16
        reg [2:0] r_SM_Main = 0;
18
        reg [9:0] r_Clock_Count = 0;
19
        reg [2:0] r_Bit_Index = 0;
20
        reg [7:0] r_Tx_Data = 0;
21
        reg r_Tx_Done = 0;
22
        reg r_Tx_Active = 0;
23
        reg r_Parity = 0;
24
25
        // Calculate even parity
26
        always @(i_Tx_Byte) begin
27
             r_Parity = ^i_Tx_Byte; // 1 if odd number of 1s, 0 if even
28
        end
29
30
        always @(posedge i_Clock) begin
31
             case (r_SM_Main)
32
                 s_IDLE: begin
33
                      o_Tx_Serial <= 1'b1; // Idle high
                      r_Tx_Done <= 1'b0;
35
                      r_Clock_Count <= 0;
36
                      r_Bit_Index <= 0;
37
                      if (i_Tx_DV) begin
38
                          r_Tx_Active <= 1'b1;
39
                          r_Tx_Data <= i_Tx_Byte;
40
                          r_SM_Main <= s_TX_START_BIT;
41
                      end else begin
42
                          r_SM_Main <= s_IDLE;
43
                      end
44
                 end
45
                 s_TX_START_BIT: begin
47
                      o_Tx_Serial <= 1'b0; // Start bit
48
                      if (r_Clock_Count < CLKS_PER_BIT - 1) begin</pre>
49
                          r_Clock_Count <= r_Clock_Count + 1;
50
                          r_SM_Main <= s_TX_START_BIT;
51
                      end else begin
52
                          r_Clock_Count <= 0;
53
                          r_SM_Main <= s_TX_DATA_BITS;
54
                      end
55
                 end
56
57
                 s_TX_DATA_BITS: begin
                      o_Tx_Serial <= r_Tx_Data[r_Bit_Index];</pre>
59
                      if (r_Clock_Count < CLKS_PER_BIT - 1) begin</pre>
60
                          r_Clock_Count <= r_Clock_Count + 1;
61
                          r_SM_Main <= s_TX_DATA_BITS;
62
                      end else begin
63
                          r_Clock_Count <= 0;
64
```

```
if (r_Bit_Index < 7) begin
65
                                r_Bit_Index <= r_Bit_Index + 1;
66
                                r_SM_Main <= s_TX_DATA_BITS;
67
                           end else begin
68
                                r_Bit_Index <= 0;
69
                                r_SM_Main <= s_TX_PARITY;
                           end
71
                       end
72
                  end
73
74
                  s_TX_PARITY: begin
75
                       o_Tx_Serial <= r_Parity;</pre>
76
                       if (r_Clock_Count < CLKS_PER_BIT - 1) begin
                           r_Clock_Count <= r_Clock_Count + 1;</pre>
78
                           r_SM_Main <= s_TX_PARITY;
79
                       end else begin
80
                           r_Clock_Count <= 0;
81
                           r_SM_Main <= s_TX_STOP_BIT;
83
                       end
                  end
84
85
                  s_TX_STOP_BIT: begin
86
                       o_Tx_Serial <= 1'b1; // Stop bit
                       if (r_Clock_Count < CLKS_PER_BIT - 1) begin
                           r_Clock_Count <= r_Clock_Count + 1;</pre>
                           r_SM_Main <= s_TX_STOP_BIT;
90
                       end else begin
91
                           r_Tx_Done <= 1'b1;
92
                           r_Clock_Count <= 0;
                           r_SM_Main <= s_CLEANUP;
                           r_Tx_Active <= 1'b0;
95
                       end
96
                  end
97
98
                  s_CLEANUP: begin
                      r_Tx_Done <= 1'b1;
100
                       r_SM_Main <= s_IDLE;
101
                  end
102
103
                  default: r_SM_Main <= s_IDLE;</pre>
104
              endcase
105
         end
106
107
         assign o_Tx_Active = r_Tx_Active;
108
         assign o_Tx_Done = r_Tx_Done;
109
     endmodule
110
```

Listing 2: UART Transmitter (uart_tx.v)

3.4 Receiver (uart_rx.v)

Registers the input twice, then FSM: IDLE \rightarrow START \rightarrow DATA \rightarrow PARITY \rightarrow STOP \rightarrow CLEANUP.

```
// UART Receiver with even parity
    module uart_rx (
2
        input wire i_Clock,
        input wire i_Rx_Serial,
4
        output wire o_Rx_DV,
5
        output wire [7:0] o_Rx_Byte,
6
        output wire o_Parity_Error
    );
        parameter CLKS_PER_BIT = 434;
9
        parameter s_IDLE
                                   = 3'b000;
10
        parameter s_RX_START_BIT = 3'b001;
11
        parameter s_RX_DATA_BITS = 3'b010;
12
                                   = 3'b011;
        parameter s_RX_PARITY
13
        parameter s_RX_STOP_BIT = 3'b100;
        parameter s_CLEANUP
                                   = 3'b101;
15
16
        reg r_Rx_Data_R = 1'b1;
17
        reg r_Rx_Data = 1'b1;
18
        reg [9:0] r_Clock_Count = 0;
19
        reg [2:0] r_Bit_Index = 0;
20
        reg [7:0] r_Rx_Byte = 0;
21
        reg r_Rx_DV = 0;
22
        reg [2:0] r_SM_Main = 0;
23
        reg r_Parity = 0;
24
        reg r_Parity_Check = 0;
25
26
        // Double-register input to avoid metastability
27
        always @(posedge i_Clock) begin
28
             r_Rx_Data_R <= i_Rx_Serial;
29
             r_Rx_Data <= r_Rx_Data_R;
30
        end
31
        // State machine for UART reception
33
        always @(posedge i_Clock) begin
34
             case (r_SM_Main)
35
                 s_IDLE: begin
36
                     r_Rx_DV <= 1'b0;
37
                     r_Clock_Count <= 0;
38
                     r_Bit_Index <= 0;
39
                     if (r_Rx_Data == 1'b0) begin
40
                         r_SM_Main <= s_RX_START_BIT;
41
                     end else begin
                          r_SM_Main <= s_IDLE;
43
                     end
                 end
45
46
                 s_RX_START_BIT: begin
47
                     if (r_Clock_Count == (CLKS_PER_BIT - 1) / 2) begin
48
                          if (r_Rx_Data == 1'b0) begin
                              r_Clock_Count <= 0;
50
                              r_SM_Main <= s_RX_DATA_BITS;
51
                          end else begin
52
```

```
r_SM_Main <= s_IDLE;
53
                          end
54
                      end else begin
55
                          r_Clock_Count <= r_Clock_Count + 1;
56
                          r_SM_Main <= s_RX_START_BIT;
57
                      end
                  end
59
60
                  s_RX_DATA_BITS: begin
61
                      if (r_Clock_Count < CLKS_PER_BIT - 1) begin
62
                          r_Clock_Count <= r_Clock_Count + 1;
63
                          r_SM_Main <= s_RX_DATA_BITS;
64
                      end else begin
65
                          r_Clock_Count <= 0;
66
                          r_Rx_Byte[r_Bit_Index] <= r_Rx_Data;
67
                          if (r_Bit_Index < 7) begin
68
                               r_Bit_Index <= r_Bit_Index + 1;
69
                               r_SM_Main <= s_RX_DATA_BITS;
                          end else begin
71
                               r_Bit_Index <= 0;
72
                               r_SM_Main <= s_RX_PARITY;
73
                           end
74
                      end
76
                  end
                  s_RX_PARITY: begin
78
                      if (r_Clock_Count < CLKS_PER_BIT - 1) begin
79
                          r_Clock_Count <= r_Clock_Count + 1;
80
                          r_SM_Main <= s_RX_PARITY;
                      end else begin
                          r_Clock_Count <= 0;
83
                          r_Parity <= r_Rx_Data;
84
                          r_Parity_Check <= (^r_Rx_Byte) == r_Rx_Data; // True if parity
85
                           \rightarrow matches
                          r_SM_Main <= s_RX_STOP_BIT;
                      end
87
                  end
88
89
                  s_RX_STOP_BIT: begin
90
                      if (r_Clock_Count < CLKS_PER_BIT - 1) begin
91
                          r_Clock_Count <= r_Clock_Count + 1;
92
                          r_SM_Main <= s_RX_STOP_BIT;
93
                      end else begin
94
                          r_Rx_DV <= r_Parity_Check; // Valid only if parity matches
95
                          r_Clock_Count <= 0;
96
                          r_SM_Main <= s_CLEANUP;
                      end
                  end
99
100
                  s_CLEANUP: begin
101
                      r_SM_Main <= s_IDLE;
102
                      r_Rx_DV <= 1'b0;
103
104
                  end
```

```
default: r_SM_Main <= s_IDLE;
endcase
end

send

assign o_Rx_DV = r_Rx_DV;
assign o_Rx_Byte = r_Rx_Byte;
assign o_Parity_Error = ~r_Parity_Check; // High if parity check fails
endmodule</pre>
```

Listing 3: UART Receiver (uart_rx.v)

4 Testbench & Code

4.1 Testbench Structure

The testbench:

- Generates a 50 MHz clock.
- Applies active-low resets via KEYO and ready-clear via KEY1.
- Loops back the DUT's TX output into its RX input (GPIO_00 \rightarrow GPIO_01).
- Monitors the LED outputs for each received byte, comparing against an expected_data register.
- Counts passes and failures, and includes a timeout watchdog.

4.2 Full Testbench Listing

```
`timescale 1ns / 1ps
2
    module UART_with_parity_2_tb;
3
        // Parameters
        parameter CLK_PERIOD = 20; // 50 MHz clock period (20ns)
6
        parameter SIMULATION_CYCLES = 100000; // Adjust based on baud rate
        // Testbench signals
9
        reg CLOCK_50;
10
        reg KEYO;
                             // Clear signal (active low)
11
                             // Ready clear signal (active low)
        reg KEY1;
12
        reg GPIO_01;
                             // UART Rx input
13
        wire GPIO_00;
                             // UART Tx output
14
        wire [7:0] LED;
                             // LED outputs
15
16
        // Internal monitoring signals
17
        reg [7:0] expected_data;
18
        reg [7:0] received_data;
19
        integer test_count;
20
        integer pass_count;
21
22
        integer fail_count;
```

```
23
         // Instantiate the Unit Under Test (UUT)
24
        UART_with_parity_2 uut (
25
             .CLOCK_50(CLOCK_50),
26
             .KEYO(KEYO),
             .KEY1(KEY1),
             .GPIO_01(GPIO_01),
29
             .GPIO_00(GPIO_00),
30
             .LED(LED)
31
        );
32
33
        // Clock generation - 50 MHz
34
        initial begin
35
             CLOCK_50 = 0;
36
        end
37
38
        always #(CLK_PERIOD/2) CLOCK_50 = ~CLOCK_50;
39
40
        // Connect Tx to Rx for loopback testing
41
        always @(*) begin
42
             GPIO_01 = GPIO_00;
43
        end
44
        // Monitor LED changes (which reflect received data)
46
        always @(LED) begin
47
             if (LED !== 8'bx && LED !== 8'bz) begin
48
                 received_data = LED;
49
50
                 // Check if received data matches expected
51
                 if (received_data == expected_data) begin
52
                     pass_count = pass_count + 1;
53
                 end else begin
54
                     fail_count = fail_count + 1;
55
                 end
56
                 test_count = test_count + 1;
             end
58
        end
59
60
        // Test sequence
61
        initial begin
62
             // Initialize signals
63
                                   // Not in clear state
             KEYO = 1'b1;
64
                                   // Not in ready clear state
             KEY1 = 1'b1;
65
             GPIO_01 = 1'b1;
                                   // UART idle state is high
66
             expected_data = 8'h09; // Expected data matches data_in in your module
67
             test_count = 0;
68
             pass_count = 0;
69
             fail_count = 0;
70
71
             // Apply reset
72
             KEYO = 1'b0; // Active low reset
73
                            // Hold reset for 1us
             #1000;
74
             KEYO = 1'b1; // Release reset
75
```

```
76
             // Wait for transmission and reception
77
             // At 115200 baud, each bit takes ~8.68us, so a full frame takes ~86.8us
78
             // Wait for multiple transmissions since wr_en is always high
79
             #300000; // Wait 300us for multiple transmissions
80
             // Test reset functionality
82
             KEYO = 1'bO; // Apply reset
83
             #1000;
84
             KEYO = 1'b1; // Release reset
85
                            // Wait for more transmissions
             #100000;
86
             // Test KEY1 (ready clear) functionality
             KEY1 = 1'b0;
                          // Apply ready clear
89
             #1000;
90
             KEY1 = 1'b1; // Release ready clear
91
                            // Wait for more transmissions
             #100000;
92
             #10000;
94
             // Simulation will end here
95
         end
96
97
         // Timeout watchdog
98
         initial begin
99
             #1000000; // 1ms timeout
100
             // Simulation will timeout here if needed
101
         end
102
103
104
    endmodule
105
```

Listing 4: Testbench for UART_with_parity_2_tb.v

5 Simulation Results

5.1 Waveform Analysis

Figure 1 shows the simulation waveform from our testbench, including the reset pulse, loopback data path, LED output, and internal monitoring signals.

- Reset pulse: KEYO is driven low for 1 µs at the start of simulation, then returns high.
- Loopback data: After reset deassertion, the transmitter's GPIO_00 drives the receiver's GPIO_01, sending the fixed byte 0x09.
- LED output: The LED vector displays 00001001 (0x09) on each reception, matching the transmitted data.
- Data monitoring: The internal expected_data and received_data signals both show 00001001 when a valid byte is received.
- Reception count: The test_count signal increments on each valid reception, reaching 3 by the end of the trace.




Figure 1: Simulated TX/RX waveform

5.2 RTL Viewer Analysis

Figure 2 shows the Quartus RTL viewer snapshot for the top-level instance UART_with_parity_2:uut. You can see:

- The top-level entity UART_with_parity_2:uut containing three submodules.
- uart_tx:uart_Tx block at the top, with ports:
 - i_Clock driven by CLOCK_50
 - i_Tx_Byte hard-coded to 8'h09
 - i_Tx_DV input
 - Outputs o_Tx_Active and o_Tx_Serial going to GPIO_00
- baudrate:uart_baud block in the middle, with:
 - clk_50m driven by CLOCK_50
 - Outputs Txclk_en and Rxclk_en feeding the TX and RX FSMs
- uart_rx:uart_Rx block at the bottom, with ports:
 - i_Clock from CLOCK_50
 - i_Rx_Serial from GPIO_01
 - $o_Rx_Byte[7:0] driving LED[7:0]$
- The internal wiring shows clean fan-out of the 50 MHz clock to all submodules and the loopback from the transmitter's serial output back to the receiver's serial input.




Figure 2: RTL viewer hierarchy of the UART design.

6 FPGA Implementation

6.1 Target Board and Toolchain

We used the Terasic DE0-Nano board with a Cyclone IV FPGA. Quartus Prime v20.1 was used for synthesis, fitting, and generating the programming file.

6.2 Pin-Out and Connections

Table 1 lists the FPGA pins we assigned to each UART signal and the on-board LEDs. All I/O pins use 3.3 V LVCMOS (VTT L) I/O standard with an 8 mA drive strength.

Table 1: FPGA Pin-Out Assignments

Signal	Pin	Purpose
CLOCK_50	R8	50 MHz system clock input
GPIO_00 (UART Tx)	D3	UART serial transmit output
GPIO_01 (UART Rx)	СЗ	UART serial receive input
LED[7]	A15	On-board green LED #7 (MSB)
LED[6]	A13	On-board green LED #6
LED[5]	B13	On-board green LED #5
LED[4]	A11	On-board green LED #4
LED[3]	D1	On-board green LED #3
LED[2]	F3	On-board green LED #2
LED[1]	B1	On-board green LED #1
LED[0]	L3	On-board green LED #0 (LSB)
KEY0 (reset)	J15	On-board pushbutton (active
		low)
KEY1 (ready clear)	E1	On-board pushbutton (active
		low)

6.3 Board Wiring

- All eight data outputs map directly to the FPGA's built-in green LEDs—no external LEDs or soldering required.
- For the cross-board test, we ran a jumper from Board A's TX pin (D3) to Board B's RX pin (C3).
- The on-board pushbuttons (KEY0 and KEY1) provide the active-low reset and readyclear inputs.

7 Hardware Verification

7.1 On-Board Loopback Test

We first verified the UART transceiver on a single DE0-Nano board by looping TX back to RX and observing the on-board LEDs:

- After reset via KEYO, the transmitter sent the fixed byte 0x09 (binary 00001001).
- The receiver looped the data back internally, and the eight LEDs displayed 00001001 as expected.
- This pattern repeated continuously, confirming correct on-chip transmit and receive operation.

7.2 Cross-Board Verification

Next, we tested communication between two DE0-Nano boards:

- 1. Board A transmitted the fixed byte 0x09 on its UART TX pin.
- 2. Board B received this byte on its UART RX pin and displayed 0x09 on its LEDs.
- 3. Board B then left-shifted the received byte by one bit (doubling the value to 0x12) and transmitted it back.
- 4. Board A received the shifted byte and displayed 0x12 on its LEDs.

All steps completed without error, demonstrating reliable two-board UART communication and correct data processing in hardware.

8 Discussion

Overall, the design meets the UART protocol requirements:

- Timing: Bit periods measured in simulation were within ± 1 cycle of the 434-cycle target, ensuring accurate 115200 baud operation.
- Parity: Even parity was correctly generated by the transmitter and checked by the receiver, with no parity errors observed.
- Signal Integrity: On-chip loopback and cross-board tests showed clean transitions and stable logic levels, with no glitches or spurious bits.

During extended runs and cross-board communication:

- Continuous transmission of the hard-coded byte 0x09 operated error-free over several minutes.
- The left-shift echo test $(0x09 \rightarrow 0x12)$ between two FPGAs demonstrated correct data manipulation and reliable two-way UART links.

Potential Improvements:

- Make the transmit byte and baud rate configurable via input pins or a control register.
- Add interrupt or FIFO support for variable-length frames and higher-level protocols.
- Implement error flags (e.g., framing error, overrun) to enhance robustness in noisy environments.

9 Conclusion

In this project, we successfully designed and implemented a UART transceiver on an FPGA. Our Verilog RTL—including a baud-rate generator, transmitter, and receiver with even parity—operates at 115200 baud. Functional simulation showed correct framing, data sampling, and parity checking. On-chip loopback and cross-board tests confirmed reliable hardware operation, including a two-way echo test $(0x09 \rightarrow 0x12)$.

This work has deepened our understanding of digital design, finite-state machines, and serial communication. Future improvements could include making the baud rate and data byte configurable, adding FIFO buffering or interrupts, and implementing extra error-detection flags for greater robustness.