



Logic Gates

Dumebi Valerie Duru

February 24, 2022

Contents

1	Logic Gates	2
2	Types of Logic Gates	3
2.1	Fundamental Gates	3
2.1.1	AND Gate	3
2.1.2	OR Gate	3
2.1.3	NOT Gate	4
2.2	Derived Gates	4
2.2.1	NOR Gate	4
2.2.2	NAND Gate	5
2.2.3	XOR Gate	5
2.2.4	XNOR Gate	6
3	Logic Gates and Their Truth Tables	7
4	Summary	8
5	Quiz	9

1 Logic Gates

A logic gate is a building block of a digital circuit which is at the heart of any computer operation. Behind every digital system is a logic gate. Logic gates perform logical operations that take binary input (0s and 1s) and produce a single binary output. They are used in most electronic device including:



Now think of a logic gate like a light switch, it is either in an ON or OFF position. Similarly, the input output terminals are always in one of two binary positions false(0) and true(1). Each gate has its own logic or set of rules that determines how it acts based on multiple inputs outlined in a truth table.

2 Types of Logic Gates

Fundamental gates are **AND, OR and NOT** Derived Gates are **NAND, NOR, XOR and XNOR** (derived from the fundamental gates)


Universal Gates are **NAND and NOR gates** (the fundamental logic gates can be realized through them).

2.1 Fundamental Gates

2.1.1 AND Gate

The expression $C = A \times B$ reads as “C equals A AND B” The multiplication sign (X) stands for the AND operation, same for ordinary multiplication of 1s and 0s.

Figure 1: AND Gate




The AND operation produces a true output (result of 1) only for the single case when all of the input variables are 1 and a false output (result of 0) where one or more inputs are 0.

2.1.2 OR Gate

The expression $C = A + B$ reads as “C equals A OR B”. It is the inclusive “OR” The Addition (+) sign stands for the OR operation.

The OR operation produces a true output (result of 1) when any of the input variable is 1 and a false output (result of 0) only when all the input variables are 0.


Figure 2: OR Gate



2.1.3 NOT Gate

The NOT gate is called a logical inverter. It has only one input. It reverses the original input (A) to give an inverted output C.

Figure 3: NOT Gate



2.2 Derived Gates

2.2.1 NOR Gate

The NOR (NOT OR) gate circuit is an inverter OR gate


$$C = \overline{A + B}$$

Reads as C = NOT of A or B

The NOR Gate gives a true output (result of 1) only when both inputs are false (0)

The NOR Gate is a universal gate because it can be used to form any other kind of gate

Figure 4: NOR Gate



2.2.2 NAND Gate


The NAND (NOT AND) Gate is an inverted AND Gate

$$C = \overline{A * B}$$

Reads as C = NOT of A AND B The NAND Gate gives a false output (result of 0) only when both inputs are true (1)

The NAND Gate is a universal gate because it can be used to form any other kind of gate.

Figure 5: NAND Gate



2.2.3 XOR Gate

An XOR (exclusive OR) gate acts in the same way as the exclusive OR logical connector. It gives a true output (result of 1) if one, and only one, of the inputs to the gate is true (1), i.e either or but not both

$$C = \overline{A}.B + \overline{B}.A$$

Table 1: XOR Truth Table

A	B	\overline{A}	$A.B$	\overline{B}	$\overline{B}.A$	$C = \overline{A}.B + \overline{B}.A$
0	0	1	0	1	0	0
1	0	0	0	1	1	1
0	1	1	1	0	0	1
1	1	0	0	0	0	0

2.2.4 XNOR Gate








The XNOR (exclusive - NOR) gate is a combination XOR gate followed by an inverter.

$$C = \overline{\overline{A}.B + \overline{B}.A}$$

Table 2: XNOR Truth Table

A	B	\overline{A}	$\overline{A}.B$	\overline{B}	$\overline{B}.A$	$\overline{A}.B + \overline{B}.A$	$C = \overline{\overline{A}.B + \overline{B}.A}$
0	0	1	0	1	0	0	1
1	0	0	0	1	1	1	0
0	1	1	1	0	0	1	0
1	1	0	0	0	0	0	1

3 Logic Gates and Their Truth Tables

Basic Logic Gates																			
Logic	Schematic	Boolean Expression	Truth Table	English Expression															
AND		$A \cdot B = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	0	0	1	0	1	0	0	1	1	1	The only time the output is positive is when all the inputs are positive.
A	B	Y																	
0	0	0																	
0	1	0																	
1	0	0																	
1	1	1																	
OR		$A + B = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	1	The output will be positive when any one or all inputs are positive.
A	B	Y																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	1																	
XOR		$A \oplus B = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0	The only time the output is positive is when the inputs are not the same.
A	B	Y																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	0																	
NOT		$\bar{A} = Y$	<table><tr><th>A</th><th>Y</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	Y	0	1	1	0	The output is the opposite of the input.									
A	Y																		
0	1																		
1	0																		
NAND		$\overline{A \cdot B} = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Y	0	0	1	0	1	1	1	0	1	1	1	0	The output is positive provided all the inputs are not positive.
A	B	Y																	
0	0	1																	
0	1	1																	
1	0	1																	
1	1	0																	
NOR		$\overline{A + B} = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	0	The only time the output is positive is when all the inputs are negative.
A	B	Y																	
0	0	1																	
0	1	0																	
1	0	0																	
1	1	0																	
XNOR		$\overline{A \oplus B} = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	1	The only time the output is positive is when all the inputs are the same.
A	B	Y																	
0	0	1																	
0	1	0																	
1	0	0																	
1	1	1																	

[1]

4 Summary

- Using different combination of logic gates, complex operations can be performed.
- With the Universal logic gates - NAND and NOR, any other gate can be built
- There is no limit to the number of gates that can be arranged together in a single device.
- However, in practice, there is a limit to the number of gates that can be packed into a given physical space.
- Arrays of logic gates are found in digital integrated circuits.
- The logic gates are abstract representations of real electronic circuits
- In computers, Logic gates are built using transistors combined with other electrical components like resistors and diodes.
- These electrical components are wired together in order to transform a particular input to give a desired output

5 Quiz

1. What is the output of an AND gate if the inputs are 1 and 0?
2. Explain the difference between the AND gate and the OR gate.
3. What is the output of a NOT gate if the inputs is 0?
4. Which logic gate is this?
5. Which gate is also known a logical converter?

[2] [3]

References

- [1] “Logic gates and truth table.”
- [2] G. Okoacha, “Gst 108 class 3 logic gates[powerpoint slides].”
- [3] G. Okoacha, “Gst 108 class 3 logic gates[powerpoint slides],” vol. 1, pp. 2–25.